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ABSTRACT
Opondo, Noah F. Ph.D., Purdue University, August 2016. Fabrication and Characterization of Active Nanostructures . Major Professor: Saeed Mohammadi.
Three different nanostructure active devices have been designed, fabricated and
characterized. Junctionless transistors based on highly-doped silicon nanowires fabricated using a bottom-up fabrication approach are first discussed. The fabrication
avoids the ion implantation step since silicon nanowires are doped in-situ during
growth. Germanium junctionless transistors fabricated with a top down approach
starting from a germanium on insulator substrate and using a gate stack of high-k
dielectrics and GeO2 are also presented. The levels and origin of low-frequency noise
in junctionless transistor devices fabricated from silicon nanowires and also from
GeOI devices are reported. Low-frequency noise is an indicator of the quality of the
material, hence its characterization can reveal the quality and perhaps reliability of
fabricated transistors. A novel method based on low-frequency noise measurement to
envisage trap density in the semiconductor bandgap near the semiconductor/oxide interface of nanoscale silicon junctionless transistors (JLTs) is presented. Low-frequency
noise characterization of JLTs biased in saturation is conducted at different gate biases. The noise spectrum indicates either a Lorentzian or 1/f. A simple analysis of
the low-frequency noise data leads to the density of traps and their energy within
the semiconductor bandgap. The level of noise in silicon JLT devices is lower than
reported values on transistors fabricated using a top-down approach. This noise level
can be significantly improved by improving the quality of dielectric and the channel
interface.
A micro-vacuum electron device based on silicon field emitters for cold cathode emission is also presented. The presented work utilizes vertical Si nanowires fabricated by
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means of self-assembly, standard lithography and etching techniques as field emitters
in this dissertation. To obtain a high nanowire density, hence a high current density,
a simple and inexpensive Langmuir Blodgett technique to deposit silica nanoparticles
as a mask to etch Si is adopted. Fabrication and characterization of a metal-gated
microtriode with a high current density and low operating voltage are presented.

1

1. INTRODUCTION
1.1

Motivation
Today’s semiconductor industry is driven by a desire to achieve low power con-

sumption by electronic devices. To lower the cost and reduce the power consumption,
the industry has shifted to multicore computing in which there are a few multipurpose
chips with different circuitry that can perform an array of functions. Such circuits
are used only when there is need. Otherwise, they lie in the idle state to save power.
The CMOS transistors dissipate energy only when they switch states, but very little when in steady state. As a result, little power is consumed when transistors are
idle. The non-zero power loss in the idle state is through leakage current due to the
unavoidable thermal conduction. This loss adds to the overall power loss even if the
transistors are in their off state most of the time. With the down-scaling of the gate
oxide to enhance the gate control over the channel, leakage current has increased due
to quantum mechanical tunneling through the gate oxide. In this regard, research
focusing on high-k gate dielectric materials, which provide a thicker gate oxide for
the same equivalent oxide thickness (EOT) and hence reduced leakage current, is
promising. These high-k dielectrics can be introduced into the Silicon technology to
keep the demands of scaling in line and also meet the challenges of a more diversified
technology capable of meeting the demands of the market.
Nanowire field effect transistors have the potential to enhance the scaling and low
power applications. Because of their ability to provide excellent electrostatic gate
control, they can offer an alternative scaled technology, which can lead to the introduction of more transistors in chips. This scaled technology can lead to an increased
speed, determined by the effective gate length of the transistor. 3-D architectures are
also capable of providing better electrostatic control of the gate hence taking the scal-
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ing a notch higher. Since the subthreshold slope of field-effect transistors is limited
to 60mV/decade at room temperature, further scaling of the supply voltage impacts
the energy consumption and performance of the transistors negatively.
The scaling down of FETs provides an opportunity to increase the operating frequency but the downside is that the a.c. output power is reduced [1]. To reach THz
frequencies, a solution lies in the vacuum electron devices (VEDs). The most fundamental difference between solid state and vacuum electron devices is the medium of
operation with the semiconductor in solid state devices and vacuum in VEDs. Unlike
solid state electronic devices where the electron transport experiences scattering, the
current in VEDs is ballistic with no scattering involved. Consequently, VEDs are
suitable for devices requiring high power electron currents at very high speeds [2].
This is the major focus of vacuum electronic devices capable of working in the THz
regime. THz performance of micro-fabricated devices requires cost effective and precise dimensions, which have become challenging as device scaling continues.
The Terahertz radiation is non-destructive and safe as opposed to the x-rays. It lies
in a region of the spectrum that has many important applications in biomedical imaging and spectroscopy, characterization of materials, biological and chemical sensing,
aircraft neutralizers, etc. The THz regime lies between the frequencies of 300 GHz
and 3000 GHz, corresponding to a wavelength range between 1mm to 0.1 mm. Thus,
it is often referred to as a submillimeter band. The solid state transistors in general
have an upper limit of about 300 GHz, though they are not very efficient at these
frequencies [3] On the other hand, the semiconducting lasers have a lower limit of 30
THz, leaving a gap of frequencies referred to as Terahertz gap. This gap has a lot
of potential to be researched and can be exploited to develop many important applications. The fabrication and characterization of VEDs capable of operating in the
THz regime provide a platform to take advantage of the ballistic nature of electron
transport in the vacuum to bridge this gap. Such devices have been proposed as a
subject of research in this dissertation.
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1.2

Scaling and Short Channel Effects
The number of transistors and other electronic components in a chip has increased

tremendously in the last decades. Today’s intel i7 core processor has more than one
billion transistors while it is expected that the number of transistors in the newly
invented IBM 7 nm chip approach twenty billion. The unprecedented increase in the
number of transistors on a chip has been accompanied by an improved performance of
transistors. Moore’s law predicted that the number of transistors in a chip would be
doubled approximately after every 2 years. This law has driven the industry for many
years now. In order to increase the number of components in a chip, there has to be
a corresponding decrease in the physical feature sizes of the devices. As the scaling
down of transistors is further pursued, the fabrication of integrated circuits, which are
the major components of chips becomes challenging. Both lithographic and device
processing techniques require special attention. Interestingly, scaling facilitates better transistor performance and low power consumption of devices. The conventional
metal oxide semiconductor field effect transistor (MOSFET) structure has reached
the scaling limits and the onset of short channel effects (SCEs) has become a bottleneck to further device scaling. Short channel effects (SCE) in scaled down transistors
are caused by different mechanisms. According to Brennan, changes in electric field
profile in 2 dimensions as lengths become smaller can cause drain induced barrier
lowering (DIBL) and reduction in mobility by gate induced surface fields [4]. Secondly, the electric field becomes too high in the channel, a potential cause of velocity
saturation, gate oxide charging and impact ionization [4]. The physical separation
between the source and drain decreases leading to channel length modulation as well
as punchthrough effect. In conventional MOSFETs, scaling of gate oxide is achieved
by reducing the gate oxide thickness. However, the physical limit of about 1 nm
in SiO2 has been reached because of the onset of quantum mechanical tunneling of
current through the gate oxide that leads to increased leakage current and d.c. power
dissipation. This phenomenon has led to a shift in focus to high-k dielectric mate-
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rials like HfO2 , Al2 O3 , Y2 O3 , which can allow for further scaling of the equivalent
oxide (EOT). At the same, time it enables a physically thicker oxide that leads to
a reduction in leakage current. There is also continued research into gate stacks dielectrics, better source and drain designs, strain engineering, as well as alternative
channel materials to replace silicon. SOI technology that makes the control of short
channel effects better is under research with new architectures, which incorporate 3-D
structures or FinFETs. Such 3-D structures allow for better gate control and also
lead to better current drive with minimal leakage current.

1.3

Junctionless Transistors
Junctionless transistors (JLT) are transistors in which the doping concentration

in the channel is the same as that in the drain and source regions. The structure
eliminates the need to have p-n junctions as found in standard MOSFETs where the
presence of junctions leads to a concentration gradient due to differences in doping
density between source/drain and the channel. JLTs are fabricated on a heavily doped
channel, approximately 1019 cm−3 and higher to ensure that a large drain current flows
when the device is on. The channel should also be thin enough, approximately equal
to or less than the maximum depletion width of the semiconductor material at a given
doping concentration. The thin channel ensures that it is completely depleted when
the transistor is off.
Different designs for the JLTs have been demonstrated successfully on Si. The multigate design has been demonstrated on bulk silicon [5] and on silicon on insulator (SOI)
with a gate length of 1 µm [6]. JLTs have also been demonstrated on germanium
on insulator (GeOI) substrates with a p-doped channel with a planar geometry [7]
and on a recessed double gate (top and bottom gate) configuration [8]. JLTs have
been demonstrated to be suitable for static random access memory (SRAM) with a
superior static noise margin [9] (advantage- immunity from SCE, low leakage current,
and low voltage operation). They have also been demonstrated to be better candi-
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dates for the non-volatile memory (NVM). Even with a performance similar to the
NVM devices with junctions, they have reduced process complexity and ease of 3-D
stacking [10]. The 3-D stacking on a silicon JLT platform has been demonstrated on
the NAND flash [11].
The lack of lateral diffusion of carriers due to the uniform doping across the source,
drain and channel regions is a big step in minimizing short channel effects such as
drain induced barrier lowering (DIBL) and subthreshold slope degradation when devices are scaled down [8]. This is because the need to have an ultrasharp junction
is eliminated. Furthermore, the fabrication process is simplified due to the lack of
junction formation. JLTs conduct in the bulk and therefore surface scattering of
carriers observed in inversion mode transistors that degrade the carrier mobility is
minimized [12]. Even though the whole device is neutral in accumulation and has surface conduction, the electric field perpendicular to the current direction is low, leading
to less mobility degradation [12]. JLTs are also less sensitive to doping impurity fluctuations compared to other MOSFETs due to their high doping concentration [12].
Despite having several advantages over inversion mode MOSFETs, junctionless transistors have a main disadvantage of threshold variability due to the dependence of
the threshold voltage on the width of the channel [13]. Such variability for the same
fabrication process is not encountered in inversion transistors but can be addressed
through innovative circuit design.

1.4

Device structure and operation
The structure of the silicon nanowire JLT is shown in figure 1.1(a) and its cross-

section in figure 1.1(b). The nanowires are p-doped to a concentration of 1019 cm−3
and the transistors fabricated on a silicon substrate with a silicon dioxide of thickness
10 nm. The doping concentration is the same in the channel, source and drain regions
of the device. The gate is titanium metal with a work function of 4.33 eV [14]. The
operation mode of JLTs changes from being fully depleted to accumulation depending
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on the applied gate bias. The channel under the gate influence is fully depleted in the
subthreshold operation regime due to the work function difference between the metal
gate and the semiconducting channel. At this point, a potential barrier is formed
between the source and the channel. When a potential difference is applied between
the drain and the source, current flows by diffusion across the barrier. There is very
little conduction and the transistor is basically in the off state. On increasing the
gate voltage to the threshold voltage, the potential barrier is lowered and the channel
is only partially depleted.

Fig. 1.1. (a) Structure of silicon nanowire junctionless transistor
(JLT) showing the drain gate and source junctions. The nanowires
are dispersed on a Silicon substrate with a 20 nm Silicon dioxide. (b)
The cross-section of the device on silicon.

Bulk conduction starts when an undepleted region in the channel located in the central part of the device forms. The charges can now drift across the channel as the
barrier between the source and the channel is eliminated. This is illustrated in Figure
1.2.
Above the threshold, the operation of the device is similar to that of a resistor and
because there are no potential barriers, the device behaves like a gated resistor [6].
The transistor conducts in the bulk of the channel and therefore carriers in the central
part of the channel experience nearly no electric field in the direction perpendicular to
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Fig. 1.2. (a) JLT operation when the gate voltage is less than the
threshold voltage with the drain voltage greater than zero. A potential barrier is formed between the source and the channel and carrier
diffusion through the barrier. (b) JLT operation when a gate voltage greater than the threshold is applied, and charges can now drift
through the channel since the barrier is eliminated.

the direction of current flow [6]. This means that the mobility degradation is reduced.
Similarly, the effective gate oxide thickness is increased because conduction is limited
to the central part of the channel. The restriction on the channel oxide thickness
is, therefore, relaxed in JLT compared to standard MOSFETs [6]. At flat band, the
depletion vanishes completely and the channel becomes neutral. A further increase in
gate voltage beyond the flat band voltage leads to a surface accumulation. The difference between the flat band voltage and the threshold voltage is much higher in JLTs
when compared to accumulation mode MOSFETs due to high doping concentration
in the channel [15]. A higher drive current is therefore obtained in JLTs around flat
band relative to the accumulation mode MOSFETs. The drain current of a JLT in
the linear region satisfies Ohm’s law and can be approximated as
Ids ≈

qµNa WSi TSi
Vds
L

(1.1)

where q is the electronic charge, Na is the acceptor concentration, WSi is the width
of the silicon channel, TSi is the thickness of the silicon channel, Vds is the drain to
source voltage, and L is the length of the channel.
Pinchoff occurs in JLTs just like in regular MOSFETs [15]. Figure 1.3 shows the
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comparison of the conduction mechanism of the accumulation mode FETs, inversion
mode FETs and JLTs. The uniformity of doping concentration across the source,
drain, and channel means that no diffusion of carriers from source/drain and the
channel occurs. This has the advantage of facilitating the fabrication of channels with
shorter lengths with no need for ultrafast annealing techniques and ion implantation
[6]. In this respect, the fabrication process is, therefore, simplified compared to the
standard MOSFETs.

Fig. 1.3. (a) Drain-source current vs Gate-source voltage for an inversion mode (IM) transistor on a semi-log scale. Flatband is located
in the subthreshold region and is either partially or fully depleted.
(b) Accumulation mode devices are depleted below the threshold. (c)
Junctionless transistor partially depleted above the threshold. Heavy
doping makes flatband voltage to be located further away from the
threshold voltage compared to the accumulation mode. transistor [15]

1.5

Field emitters
One of the processes through which electrons are emitted from the surface of a

material is thermionic emission, in which an electron is ejected by overcoming the
work function when thermally excited. Electrons can also be ejected from the surface
of a material by photoemission in which photoelectrons are emitted from the surface
of a material by shining light on it. Field emission is a quantum mechanical phe-
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nomenon where electrons tunnel through a potential barrier from a material medium
to a vacuum on the application of an external electric field. The application of the
external electric field leads to a lowered barrier potential, making it possible for electrons to tunnel into the vacuum. To avoid loss of momentum of the electrons caused
by scattering, the setup is enclosed in a vacuum. The first and the simplest vacuum
tube consisted of a heater with a filament and the anode encased in a vacuum capable
of producing electron when heated. Electrons would be ejected through thermionic
emission with current only flowing in one direction. These devices consumed a lot
of power, were inefficient and prone to failure. They were abandoned when semiconductor transistors, which were cheaper, efficient, and more reliable compared to
the vacuum tubes, were invented. The technological advancement has since then improved with the modern integrated circuit capable of containing a billion transistors
in a chip. This has led to the scaling of transistors, which is nearing its end. Yet
the most modern transistors are still not capable of working in the THz regime. The
micro vacuum electron devices are back and research into the possibilities of making
vacuum transistors capable of working at THz frequencies is pursued. One fundamental difference noticeable is that unlike the solid-state devices in which electrons are
scattered in the solid channel, the vacuum devices lack a solid channel hence electron
transport is ballistic with little or no loss of momentum. Thus, with the advancement
in fabrication technologies, it is possible to circumvent the limitations for which the
vacuum electronics were abandoned. The vacuum transistor has the cathode as the
source and the anode as the drain. A gate (or Grid) control is then added to modulate
the current just as it would in a MOSFET.
Field emitters have applications in displays, sensors, microwave power tubes, pentodes, mm-wave tubes, spacecraft neutralizer, chemical detection, electron beam
lithography etc. They can also be used to make devices working at THz frequencies for security check to detect concealed equipment in airports. Figure 1.4 shows
an un-gated and gated field emitter vacuum device. An electric field is applied across
the cathode and the anode enabling electrons to be ejected from the cathode. The
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number of electrons supplied is directly related to the electric field applied. This
device setup can be used in applications where switching action is required. In figure
1.4 (b), a gate is incorporated into the structure and can be used to control and focus
the electrons ejected from the emitter. This has applications as amplifiers since the
flow of electrons can be modulated by changing the gate voltage or in a Scanning
Electron Microscope (SEM).

Fig. 1.4. (a) A simple field emitter showing the cathode and anode
with the gate to modulate the electron flow. (b) shows field emitter
with two gate with the second gate focusing the electrons. This can
be used as a source of electrons for scanning electron microscope.

The vacuum micro-electron devices can also be used as a sensor. A good example
is the pressure sensor in which a membrane that senses the changes in pressure is made
as an anode and depending on the pressure of the ambient, it deforms to change the
distance between the anode and the cathode. This modifies the electric field between
the two and causes a change in current that can be calibrated to read the pressure of
the ambient. Figure 1.5(b) shows such a setup.
Field emitters also find applications in displays. The cathode of the field emitter arrays can be used to supply the electrons on the application of an electric field
between the cathode and the anode. The anode is fitted with a phosphor coating
that has the three primary colors and glows when hit by electrons from the cathode.
Electron-hole pairs are produced when energy is transferred to the phosphor ions
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Fig. 1.5. (a) A simple flat panel display with field emitters. The
phosphor screen is made of 3 primary colors which produce light when
hit by electrons. (b) Shows a sensor made of a membrane that deforms
when subjected to external pressure changing the distance between
cathode and anode.

producing a glow discharge giving out light. A focusing electrode is used to control
the amount of electrons reaching the anode as shown in figure 1.5(a). Field emitter
arrays have been a subject of research for a long time since the middle of the 20th
century. The fabrication of field emitters was done in the 1960s by Spindt [16] using molybdenum cones in arrays. The fabrication was done by depositing a layer of
Molybdenum/insulator/Molybdenum followed by creating micrometer size patterned
holes on the top metal. An etching process from the top Molybdenum through the
insulator to the bottom Molybdenum was then done to form a cavity. Aluminum
oxide was then deposited at grazing angles to reduce the size of the openings by
partially closing the apertures. With the reduced size of the opening, Molybdenum
was then deposited to form a cone-like structure. The sacrificial layer was finally
removed [17]. A top metal formed the anode while the bottom metal formed the
cathode with aluminum oxide as the spacer. This technique was used to develop the
technology for creating field emitter arrays for microwave applications [17]. Since the
electron-emitting cones are made by metal deposition, the choice of material to be
deposited depends on the materials that can be deposited by evaporation. Greater
flexibility is obtained if sputtering is used for this can accommodate more materials. The directionality of the sputtering process requires that the beam is collimated
since it is not a line of sight deposition. The initial field emitters fabricated by Spindt
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using Molybdenum were not sharp since the tips depended on the resolution of the
lithographic technique used to create the initial opening before etching. Some newer
techniques that have demonstrated sharper tips are optical lithography and focused
ion beam lithography [18]. The field required to turn on the emission of electrons
from the surface would require an application of voltages of up to 1000 V. At such
voltages, problems of arcing would be encountered that would damage the surface of
the cathode. Arcing occurs in the presence of gas molecules in the chamber. Even in
a good vacuum, the presence of a small amount of gas in the chamber can be ionized
in an electric field creating a conducting path between the anode and the cathode
that results in arcing. This can be avoided by reducing the turn-on voltage of the
field emitters to be below the ionization voltage of the gas molecules in the chamber.
Making the tips of the emitters sharp is a requirement according to the Fowler Nordheim theory.
Even though Spindt field emitters were made of Molybdenum, Silicon as a material
for the fabrication of emitters was later introduced by Thomas in 1972 [19]. In this
process, a lithographic pattern is created on the silicon substrate followed by etching.
Wet etching using acids and reactive ion etching (RIE) techniques were used to form
Silicon nanorods which were then sharpened by an oxidation process. The fabricated
field emitters were initially not gated until the 1980s when the idea of integrating focusing electrodes into vacuum transistors based on silicon was introduced. The gates
are majorly used to focus the electrons emitted to the anode and reduce the spread
of the beam and such focusing electrodes are fabricated using a lithographic process.
The use of 2 gates has been demonstrated with the gates separated by an insulator
so that one gate acts as the lens electrode while the other acts as the focusing electrode [20]. Many materials have been studied for field emission with silicon being the
major material for field emission. Metals such as Molybdenum have also been used
with their emission properties studied. Other materials especially potassium, cesium
and nickel [21] have been used to coat the tips of the field emitters. The coating
reduces the work function of the material and improves the emission properties of the
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emitting surface.
The major advantage of using semiconducting material instead of metals is that the
flow of electrons can be controlled by changing the doping concentration of the impurity elements as opposed to the metals. Other semiconducting materials especially
III-V like GaN and GaAs have been used as field emitters. III-V materials have the
advantage of having a higher mobility compared to silicon even though they have
a lower density of states at the bottom of the conduction band. A high density of
states at the bottom of the conduction band is a necessity for high-frequency applications [22]. Their high mobility can be used in processes where high switching speed
is required. Materials like carbon nanotubes(CNTs) [23], ZnO [24], and SiC [25] have
also been studied.
With the advancement of technology in the fabrication process, it has become possible
to integrate silicon field emitter technology into the CMOS technology. The development of the advanced fabrication techniques makes it possible to reduce the length
scales of the devices and component parts. Smaller lengths translate into smaller
turn-on voltages, which lead to lower power consumption and thus avoiding of the
arcing effect. Furthermore, the vacuum requirements that were initially stringent can
be relaxed when the distance the electrons have to travel between anode and cathode
is less than the mean free path of the electron. This work is going to be based on
the fabrication of vacuum electronic device based on silicon since it is cheap and its
processing is well established and can be easily integrated into to CMOS process.

1.6

Thesis Outline
This dissertation focuses on fabrication and characterization of nanowire struc-

tures based on Silicon and Germanium using both top-down and bottom-up fabrication techniques for low power applications and extends the study to field emitter
devices and their application in micro-VEDs.
Chapter 1 provides a brief introduction of the junctionless transistor devices studied.
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These devices have no p-n junctions since the doping concentration on the source drain
and the channel regions of the devices are the same. Therefore, ultrasharp junctions
in MOSFETs that have become challenging to fabricate as the scaling of transistors
continues can be relaxed thus lowering the thermal budget. A brief introduction to
the device structure and operation is also discussed. Vacuum electronic devices are
also introduced in this chapter. Advantages of these devices are explored with their
potential areas of applications as sensors, aircraft neutralizers and bridging the Terahertz gap. Though vacuum electronic devices may not replace the solid state devices
completely, their complimentary roles are highlighted and discussed. Electrical characterization techniques are presented in chapter 2 of this thesis. These techniques are
widely used to understand the behavior of the fabricated devices. They include the
Capacitance-Voltage (C-V) and the Current-Voltage (I-V) techniques that are useful
for extracting device parameters such as carrier mobility, threshold voltage and interface trap density and transconductance.
Chapter 3 is dedicated to the design, fabrication, and characterization of silicon
nanowire junctionless transistors. We discuss the bottom-up growth of the nanowires
using vapor liquid solid techniques (VLS) in a chemical vapor deposition chamber.
The nanowires are doped in-situ and are used to fabricate junctionless transistors.
I-V characterization is performed and results corroborated through TCAD simulations. Then low-frequency noise characterization is done on the nanowire transistors
to study the interface trap densities.
Chapter 4 studies the top-down fabrication of junctionless transistors based on a GeOI
platform. I-V and C-V and low-frequency noise characterization are also discussed in
this chapter.
In chapter 5, we study top-down fabrication of silicon field emitters using nanowires
fabricated through self assembly and dry etching techniques. A brief introduction
to the Physics of field emission from metals and semiconductors is discussed. This
is followed by a discussion of the field emitter diodes and triodes. An experimental
procedure is then discussed outlining the fabrication procedure from silica nanoparti-
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cles deposited by self-assembly. I-V characterizations followed by a discussion of the
results are presented. Chapter 6 discusses the future work followed by summary and
conclusions.
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2. ELECTRICAL CHARACTERIZATION TECHNIQUES
In this chapter, we discuss the techniques that are employed in the electrical characterization of the samples. The techniques include current-voltage (I-V) characterization, CapacitanceVoltage (C-V) measurement technique, and low-frequency noise
characterization techniques. Just like any three terminal FET, the JLT device has
three terminals, namely Source, Gate and Drain. The JLTs studied here are either
fabricated with Si nanowire or on a thin Ge layer on insulator substrate. In either
case, no substrate terminal exists.

2.1

Current-Voltage (I-V) Measurements
The device is first connected with the source grounded and the drain connected

to a bias. A gate voltage is applied to the gate terminal. I-V measurements involves
sweeping a gate-source voltage at a constant drain-source voltage while measuring
the drain current. The device operates similarly to an accumulation mode transistor.
Since the channel is p-doped, a negative gate voltage drives the devices into flatband
turning the transistor on. Increasing the gate voltage to more negative voltages drives
it to accumulation. Below threshold, the channel is depleted of charge and is off. To
measure transfer characteristics, drain voltages are fixed typically to a small voltage
in the range of 10 mV to 100 mV, while measuring the drain current as the gate
voltage is swept. Typical drain current, Id vs gate voltage, Vgs graphs are obtained
for each drain-source voltage. The gate current is monitored to ensure that leakage
current is minimal. The output characteristics which involves having a fixed gate
voltage and sweeping drain-source voltage while measuring the drain current i.e. Id
Vs Vds are obtained. All the measurements on the devices were done using Keithley
4200 SCS series with a minimum detectable signal of about 0.1 fA.
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2.2

Capacitance-Voltage (C-V) measurements
CapacitanceVoltage (C-V) measurement techniques are often used to characterize

MOSFETS and MOS capacitors. From such measurements, the effective oxide thickness, the interface trap charges, flat-band voltage and the interface trap densities and
mobility can be inferred. These are important parameters from which the quality of
the devices and the quality of the interfaces between the oxide and semiconductor
can be studied. In this work the C-V measurements are used to characterize junctionless transistors, fabricated on a silicon nanowire and Germanium on insulator
platform. The capacitance-voltage measurements were carried out using the 4284A
precision LCR meter with a frequency range between 20 Hz to 1MHz. In the LCR
meter, an a.c. signal is superimposed on a d.c. signal applied to the gate. An a.c.
signal through the source/drain is then measured from which the capacitance and
conductance can be calculated. The LCR models the transistor as either a capacitor
or a conductor, which can either be in parallel or in series. However, the parallel
combination is more often preferred as it more accurately depicts transistor model.
Figure 2.1 shows the equivalent circuit showing the various capacitances. The oxide
capacitance, Cox is shown in series with a parallel combination of the accumulation
capacitance, Cacc the interface trap capacitance, Cit depletion capacitance, Cdep and
the inversion capacitance, Cinv .

Fig. 2.1. Circuit diagram of depletion, interface trap, accumulation
and inversion capacitances.
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The combined capacitance, C is given by
1
1
1
=
+
Ceq
Cox Cdep + Cit + Cacc + Cinv

(2.1)

For a JLT having a p-doped channel, a high negative voltage drives the device into
surface accumulation coexisting with bulk conduction. The majority carriers are
attracted to the interface with the oxide where it screens the oxide interface. The
measured capacitance is, therefore, the oxide capacitance, Cox . As the gate voltage is
increased to more positive values, the device goes through flatband and into depletion
below the threshold voltage forming a depletion width, Wdep . The total capacitance
is therefore composed of a series combination of the oxide capacitance, Cox and the
depletion capacitance, Cdep . The width of the depletion increases and the measured
capacitance decreases. With further increase in gate voltage to more positive values,
an inversion point may be formed with the minority carriers from the source and
drain forming the inversion layer. This formed layer screens the depletion layer and
the measured capacitance is again the oxide capacitance, Cox . The above description
does not take into account the interface trap capacitance discussed in section 2.22.

2.2.1

Split C-V measurements technique and configuration

This method was initially developed by Koomen to measure the interface trap
density and doping concentration of silicon MOSFETs [26]. The method involves
measuring two capacitances separately. First, the gate-source/drain capacitance, Cgc
in which the gate is connected to the high potential and the substrate grounded is
measured. The source and drain are then shorted together and then connected to
the low potential with the gate connected to the high potential. Figure 2.2 shows the
circuit diagram of the Cgc measurement.
The accumulation charge can be obtained by integrating the gate channel capacitance, Cgc as in the equation 2.2
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Fig. 2.2. Diagram of split C-V measurement. Source and drain are
shorted and connected to ground.

ZVgs
Qacc (Vgs ) =

Cgc dV

(2.2)

Vacc

To measure the Cgb the gate is connected to the high potential and the source and
drain grounded. The substrate is now connected to the low potential and current flow
through the substrate is measured. When the device is in accumulation, majority
carriers from the substrate flow to the surface. On the other hand, they are repelled
away from the surface to create a depletion layer. It is these two capacitances that
are measured. An inversion layer can still be created but when this happens, the
inversion charge screens the depletion charge. However, since no inversion capacitance
is measured the depletion capacitance will be zero.
The depletion charge can be obtained by integrating the gate body capacitance, Cgb
as shown in equation 2.3 below,
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ZVgs
Cgc dV
Qdep (Vgs ) =

(2.3)

Vth

where Vth is the threshold voltage.

2.2.2

Interface trap capacitance

So far we have neglected the interface trap capacitance, Cit that is shown in Figure
2.1. Interface traps are defects located at the interface between the semiconductor
and the gate dielectric. They exchange charge with the channel by either capturing
or emitting electrons with the conduction band or emitting and capturing holes by
interacting with the valence band. This loss occurs at all frequencies except the
very low and the very high frequencies. The interface traps can keep electrons for
sometimes before it is released during the capture [27]. This results in a capacitance,
Cit that is directly proportional to the interface trap density. The interface trap
density is parallel to the depletion, accumulation and inversion capacitances. In the
following sections, we describe different techniques that can be used to extract the
interface state density and the method that we adopted for use in this work.

2.3

Conductance method
The conductance technique is based on loss resulting from the occupancy of the

interface traps when an a.c. voltage is applied to the gate. A loss occurs when
majority carriers are either captured or emitted when the occupancy of the interface
trap levels change. This occupancy is the result of the application of a small a.c.
signal on the gate, which moves the band edges towards or away from the Fermi level
depending on the polarity of the a.c. source. It results in a loss on either cycle of the
a.c source. The trap levels of a few kT/q above and below the Fermi level contribute
to the capture or emission of the majority carriers at all frequencies except at low
and high frequencies. At low frequencies interface traps respond in phase with the
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a.c. signal whereas at high frequencies the traps do not respond. The energy loss is
measured by the LCR meter as a conductance, Gp in parallel with the interface trap
capacitance, Cit that is proportional to the interface trap density. Figure 2.3 shows
the relation between the capacitances and the conductance.

Fig. 2.3. Modeling capacitances of oxide, depletion, interface, and conductance.

Each trap level contributes to a loss depending on how far it is from the Fermi level
hence a distribution of time constants is realized. To get an equivalent conductance for
all the traps, all the individual Git and Cit are added together. The admittances for all
the traps are therefore integrated over all the time constants. The overall equivalent
conductance Gp is then obtained from the measured capacitance and conductance
according to the equation [27].

Gp =

ω 2 GCox
G2 + ω 2 (Cox − C)2

(2.4)

The density of interface trap can be calculated in depletion from the maximum of a
plot of Gp /ω vs ω by using the equation
2.5 Gp
Dit =
e
ω

!
(2.5)
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2.4

Sub-threshold slope (SS)
Subthreshold slope (SS) is a figure of merit in transistors that measures how fast

a transistor switches off. The sub-threshold swing is the slope of the graph of the
log (Id ) vs Vgs at a particular value of drain-source voltage, Vds . The inverse of the
subthreshold swing is the subthreshold slope, SS measured in mV/decade i.e. the
number of millivolts change in gate voltage required to produce a factor of 10 change
in the drain current in the sub-threshold region.This is given by the equation 2.6

SS =

d(log10 Id )
dVgs

!−1
=n

kB T
ln10
q

(2.6)

here, kB is the Boltzmann constant, q is the electronic charge and n is the body factor,
a measure of how well the gate voltage, Vgs electrostatically controls the channel
potential, φch given by

n=

dVgs
dφch

(2.7)

Any device relying on the injection of carriers from a thermally broadened Fermi distribution has a lower limit of 60mV/decade SS at room temperature. This limitation
is based on the properties of electron transport in the subthreshold regime. At the
source electrode, the electron density is given by

ne = NC exp

(−EC − EF )
kB T

(2.8)

where NC is the effective density of states and EC is the conduction band. As the
source-channel barrier is lowered with the application of the gate potential, the density of electrons able to overcome the barrier increase exponentially as the channel
potential decreases linearly. Maximum current, which is directly proportional to ne ,
will be limited at room temperature. If there is perfect electrostatic coupling between
the gate and channel, then n = 1 and SS is approximately 60mV/decade at room
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temperature. The value of n is, however, greater than 1 because the electrostatic coupling between the channel and the gate happens through the depletion layer resulting
in higher values of SS [28].
The factor n can, therefore, be defined in terms of capacitances as

n=

Cdep + Cit
1+
Cox

!
(2.9)

where Cdep is the depletion capacitance, Cit is the interface trap capacitance and
Cox is the gate dielectric oxide capacitance. For cylindrical nanowire-like structures
with gate all around, there is a very good electrostatic control of the channel. In the
cylindrical cross-section, the charge sheet is approximated by the charge on the outer
surface of the wire while the charge on the inner wall provides the gate charge. Gauss
law can be used to calculate the electric field outside the wire using

E=

Q
2πox r

(2.10)

where Q is the charge per unit length on the wire and r is the radius of the wire.
To get the voltage drop across the oxide we integrate the electric field radially.
Q
∆V =
2πox

r+t
Z ox

1
dr
r

(2.11)

r

Hence, the capacitance per unit length of the gate can be given by
Cox =

2π
 ox 
ln r+tr ox

(2.12)

The subthreshold slope can, therefore, be used to approximate the density of
interface traps if the depletion and oxide capacitances are known. However, this
method can be inaccurate when devices that are considered have oxide charge or
interface trap densities in the weak inversion region. The method also suffers when
the devices have a non-uniform doping profile. Such non-uniformities in the doping
profile or in oxide charge near the interface between the semiconductor and the oxide
can lead to fluctuations in surface potential which can change the subthreshold slope.
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2.5

Threshold Voltage Extraction
Various methods are used to extract the threshold voltage. The first method is

a commonly used technique involving linear extrapolation. A graph of Id vs. Vgs is
plotted at low drain-source voltage bias so as to ensure that the transistor is operated in the linear region. The maximum of the transconductance gm =

dId
dVgs

is then

obtained. A tangent is drawn at the point of maximum transconductance and extrapolated to Id = 0. The intercept with the gate voltage axis corresponds to the
threshold voltage. This method is, however, sensitive to the series resistance. The
threshold voltage can also be obtained from the derivative of the transconductance
∂gm
with the gate voltage, ∂V
. The maximum of the derivative of transconductance with
gs

gate voltage coincides with the threshold voltage. Since this method involves taking
the second derivative of the drain current with respect to the gate voltage, it is sensitive to noise in the measurement. The last method described below involves the
use of the Y function, first developed by Ghibuado [29]. The MOSFET drain current
relation with the gate voltage in the Ohmic regime under strong inversion is given
by [29]

Id =

W Cox
µ0
(Vgs − Vth )Vd
L [1 + θ(Vgs − Vth ]

(2.13)

where L and W are the length and width of the transistor, Cox is the oxide capacitance per unit area, µ0 is the low field mobility, Vgs is the gate-source voltage, Vth , is
the threshold voltage, Vd is the drain voltage and θ is the mobility reduction factor,
which measures the reduction of mobility as a function of series resistance between
the source and drain. Taking the first derivative of 2.13, the transconductance as a
function of the gate voltage is:
∂Id
W Cox
µ0
= gm =
Vd
∂Vgs
L [1 + θ(Vgs − Vth ]2
Dividing 2.13 by the square root of 2.14 gives the Y function

(2.14)
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Id
Y =√
=
gm

r

W Cox
µ0 Vd (Vg − Vth )
L

(2.15)

The Y function is applicable in the linear region where the | Vg |≥| Vth |. It can be
seen that equation 2.15 does not depend on the mobility reduction factor θ and is
therefore preferred for the threshold voltage extraction. A plot of Y vs. gate-source
voltage, Vgs is linear with the x-intercept giving the threshold voltage, Vth .

2.6

Carrier Mobility Extraction
Two parameters need to be extracted; the maximum mobility, µ0 that carriers can

achieve without degradation, and the effective mobility, µef f . The effective mobility
is a function of the gate voltage and varies in the channel as the electric field changes.
The low field mobility, µ0 can be obtained from the slope of the Y function vs gate
voltage if the parameters, Cox , W , and L are known. The effective mobility is defined
as [29].
µef f =

µ0
[1 + θ(Vgs − Vth )]

(2.16)

where the mobility reduction factor θ can be expressed using equations 2.13 and
2.14 as
θ=

2.6.1

Id
1
−
2
gm (Vgs − Vth )
(Vgs − Vth )

(2.17)

Mobility Extraction using split C-V technique

This method is used to obtain the effective mobility by using the equation

µef f =

Id
W/LQv Vds

(2.18)
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where Qv is the inversion or accumulation charge. In our case, we measure the
accumulation charge by integrating the capacitance for the gate voltage given by the
following equation.
ZVgs
Qacc =

Cgc (V )dV

(2.19)

−∞

The gate channel capacitance per unit area, Cgc is measured using the following
equation
1
1
1
=
+
Cgc
Cox Cdep

(2.20)

In accumulation, the depletion layer vanishes and the carrier density can be approximated by
N=

Vgs − Vth
Cox
q

(2.21)

The threshold voltage is estimated from the transconductance-gate voltage curve.
The parasitic capacitance can be subtracted by measuring two devices with different
lengths. The oxide capacitance can be obtained by the looking at accumulation
capacitance in the C-V plots.
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3. DESIGN, FABRICATION AND CHARACTERIZATION
OF SILICON NANOWIRE JUNCTIONLESS
TRANSISTORS
3.1

Growth of nanowires using VLS method
Silicon nanowire (SiNW) growth was carried out in Prof Yang’s Lab at Pur-

due University where high quality, single crystal bottom-up silicon nanowires, highly
doped, were grown in a low-pressure chemical vapor deposition system. Using silane
(SiH4 ) as the precursor and 30 nm diameter gold colloid (Ted Pella inc.) as the
catalyst, nanowires were grown via the vapor-liquid-solid method on Si (111) wafers.
Before growth, the substrates were treated with buffered oxide etch (BOE) for 5 seconds to remove any native oxide and hence promote epitaxial growth. Poly-L-lysine
(Ted Pella inc.) was used to improve adhesion between the gold nanoparticles and the
substrate. Growth was carried out at a temperature of 470o C and a total pressure
of 100 Torr using Hydrogen as the carrier gas. P-type doping was carried out in-situ
using Diborane (B2 H6 ) precursors. The dopant gas was mixed with Silane in the
ratio 50:1, which, from previous experience in Yang’s Lab, results in a high doping
concentration of about 1019 cm−3 . The nanowires were characterized by SEM and
found to have a diameter of 20-30 nm and were about 6-9 µm long. After growth of
NWs using VLS technique, the gold nanoparticles were etched away using aqua regia
(HCl:HNO3 =1:3) for 4 hours in which the gold nanoparticles sitting at the wire tips
were dissolved. Next, two standard cleaning protocol (RCA) were performed on the
wires. The native oxide was first etched in BOE, 50:1 for 10 seconds then rinsed in
water for 5 minutes followed by RCA I standard clean in which substrate was put in
a mixture of H2 O:HCl:H2 O2 =5:1:1 for 10 minutes at 70◦ C. The sample was rinsed
in water for 5 minutes followed by RCA II, which involved soaking the sample in
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H2 O:NH4 OH:H2 O2 =5:1:1 for 10 minutes at 70◦ C and then a DI water rinse for 5
minutes before the samples were dried in nitrogen. The samples were then immediately introduced into the thermal oxidation chamber for a wet thermal oxidation. The
oxidation was carried out at 650◦ C for 75 minutes. An oxide thickness between 5-10
nm was obtained. Figure 3.1 (a) shows nanowires on a substrate after growth while
figure 3.1(b) shows a high-resolution TEM image of the nanowire after oxidation.

Fig. 3.1. As grown silicon nanowires using VLS method before oxidation. (b) Shows high-resolution TEM image of the oxidized nanowires.
An oxide shell of thickness of about 10 nm and Silicon core of approximately 12 nm is shown.

3.2

Fabrication of Top-Gate Transistors Using Grown Nanowires
We used the grown silicon nanowires wrapped with oxide to fabricate top-gate

silicon nanowire junctionless transistors. The nanowires were highly doped to about
1019 cm−3 with lengths of about 5-9 µm. The substrate containing the NWs was
put in a small bottle containing about 10 ml of isopropanol solution. The content
was then put in an ultrasonic agitator for 15-20 seconds to knock off the wires from
the substrate into isopropanol solution. Once in solution, the wires were dispersed
on a highly doped silicon wafer with a silicon dioxide of a thickness of 20 nm after
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a standard cleaning in acetone, methanol, and isopropanol. This wafer had prepatterned alignment marks that would aid in locating the positions of the nanowires
once they are cast on it. SEM images of the wires were taken and suitable wires
for fabrication identified. The images were then cropped and transferred to E-line
Raith GDSII software to match the alignment marks already made. Source, drain,
and gate channels were then designed together with the metal pad connection for
the external probes, by using PMMA A4 to coat the substrate with the wires. A
spin speed of 4000 rpm for 45 seconds resulted in a resist thickness of about 200 nm
which was then hardened on a hot plate at 180◦ C for 90 s. Electron beam writing
using the Raith software was done using the designed pattern. The sample was
then developed in MIBK:IPA=1:3 for 60 seconds. The substrate including the fixed
nanowires was then etched in buffered oxide etch 6:1 for 4 seconds to etch out SiO2
from the exposed parts of the nanowire on which the source and drain metallization
was to be deposited. Nickel was chosen as a contact material and was deposited
using electron beam evaporation with a base pressure of 1.0×10−6 Torr in Airco at
the BIRCK nanofabrication facility. The thickness of nickel was 70 nm followed by
20 nm of gold. After deposition, the sample was soaked in acetone for 3 hours for a
metal lift-off process. A second lithography step was carried out using the procedure
described above to deposit 70 nm of Ti and 20 nm of gold for the top gate electrode.
No etching was however done during the metal deposition for the SiO2 shell that
acted as the gate dielectric. The DC transistor characteristics were measured after
the fabrication process.

3.3

Device characterization
The output characteristics, Id vs. Vds for the p-type nanowire JLT are shown in

Figure 3.2(a). Drain current was measured with drain voltage swept from -2 V to 0
V with a fixed value of the gate voltage. Gate voltage was changed in steps of 0.2 V
from -1.8 to 0 V. The output characteristics obtained are similar to what is commonly
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observed in conventional inversion (IM) mode MOSFETs. A typical device fabricated
in this technology has a channel length of 1 µm and a channel width of about 12 nm.
The transfer characteristic at a drain bias of 50 mV is shown in figure 3.2(b). The device shows a subthreshold slope of 150 mV/decade and a maximum transconductance
of 10 µS. The Ion /Iof f ratio is about 105 . The device with a p-channel is turned on
by applying a negative gate voltage, Vgs . Beyond the threshold voltage (Vth ) of approximately -0.3 V for these devices, a neutral channel is formed between the source
and drain enabling conduction. For moderate voltages above the threshold voltage
point, the channel is only partially depleted. As the gate voltage is further increased,
the device is driven to flatband, where the depletion layer is completely eliminated
and a neutral region is formed in the channel enabling bulk conduction.
Above flatband, a surface accumulation layer is formed, which adds to the bulk conduction [30]. When in saturation, both bulk conduction and accumulation contribute
to the total conduction. Below threshold, holes are depleted from the channel resulting in reduced drain current. An off state is achieved when the entire channel is
depleted. The maximum depletion layer width depends on the doping concentration
and can be estimated using the following equation [31].
s
Wmax =

4si kB T ln(Na /ni )
q 2 Na

(3.1)

where si is the permittivity of silicon, kB is the Boltzmann constant, Na is the
doping carrier concentration, q is the elementary charge and ni is the intrinsic carrier
concentration. For a doping concentration of 1019 cm−3 , the maximum depletion
width is about 12 nm at room temperature. Therefore, by reducing the thickness
of silicon to a value lower than the maximum depletion width, the channel can be
completely depleted and the device turned off.
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Fig. 3.2. Transistor I-V characteristics from experiments and simulations.(a) Drain current, Id vs. drain-source voltage, Vds characteristics
for the JLT for gate voltages, Vgs from -1.8 to 0 V. (b) Drain current,
Id vs gate-voltage, Vgs characteristics in semi-log scale at a drainsource voltage, Vds = 50mV . Simulation results are shown in solid
lines.

3.4

Sentaurus TCAD Simulations
TCAD simulations allow understanding of the processes involved in the device

operation. It allows for both simulation and analysis of hypothetical devices that can
be useful in designing real devices. It is also useful in simulating real devices which
help to understand their behavior. TCAD simulation is, therefore, an important aspect of research and development of devices. We used Sentaurus TCAD simulation
developed by synopsis [32] to understand the performance of the fabricated devices.
Simulations included a description of the device structure and use of physical models.
A solution of the Poison’s equations and carrier transport equations is then done.
This is then followed by visualization of the results that are then compared with the
experimental results from the real devices. Device structure was designed with the
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dimensions similar to the actual device. The material was chosen to be silicon with
a p-type doping concentration of 1019 cm−3 . Electrical contacts were designed and
made for the simulator.
Physical models were defined which included the carrier transport equations that
solve the Poisson and the Continuity equations for holes and electrons and the diffusion equations. Other models included were the mobility degradation models which
include coulomb scattering at the interface, ionized impurity scattering, surface roughness scattering and phonon scattering mechanisms. The mobility dependence on both
the doping concentration and the transverse electric field were included. Also included
was the band gap narrowing and Schottky-Read-Hall mechanisms.
Sentaurus solves these equations by mesh discretization using Newton’s iterative
method [33]. Current-Voltage characteristics are then plotted for the simulated devices and the results compared with the fabricated devices. We also measure the
surface potential at the surface of the nanowires on the gated area for different gate
voltages in the simulated devices.

Fig. 3.3. Structure showing the silicon nanowire channel, the
source/drain contact regions, the gate metallization and the oxide
wrapped around the silicon channel in the gated area for the simulated device. Note that the gate is only put on the half of the channel.
A doping concentration of 1019 cm−3 is used in all the three regions.
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3.5

Low-Frequency Noise in Junctionless Transistors
The source of noise in any electronic device whether mobility fluctuation or car-

rier number fluctuations is a subject of debate. Mobility fluctuation is thought to be
responsible for noise in metals and bulk semiconductors, whereas charge number fluctuation is thought to be the main cause of noise in MOS transistors. Hooge model
being empirical, does not offer a solid explanation into the cause of noise through
mobility fluctuations. Several models have been proposed but none of them is clearly
acceptable. Even though JLT rely on bulk conduction rather than surface conduction,
it has been reported that the major source of low-frequency noise in JLT stems from
carrier number fluctuations often associated with surface conduction [34]. Nazarov
has reported reduced low-frequency noise in JLT due to reduced surface scattering
and probably due to their associated bulk conduction [35].
According to the model developed by McWhorter [36], low-frequency noise can be
explained by fluctuations in the number of charged carriers near the Si-SiO2 interface
due to trapping/release of free carriers into the slow oxide traps. The trapping and
release of charges in the oxide can also be modeled as a variation in the flatband
voltage, which can be extended to include mobility change due to remote coulomb
scattering [37]. One obtains a normalized drain current noise spectral density expressed as
SId
=
Id2

Id
1 + αµef f Cox
gm

!2

gm
Id

!2
SVf b

(3.2)

where gm is the transconductance, µef f is the effective mobility, α is the coulomb
scattering coefficient and SVf b is the flatband voltage noise spectral density, expressed
as [38],

SVf b =

q 2 kB T λNt
2 fγ
W LCox

(3.3)

where kB T is the thermal energy, λ is the tunneling attenuation distance, Nt is the
volumetric oxide trap density, f is the frequency and γ is an exponent. If the traps
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are uniformly distributed in energy and space, the noise spectrum exhibits 1/f noise
characteristics and γ = 1 [39]. When γ 6= 1, the traps are not uniformly distributed in
the direction of the oxide. Traps located near the surface have a shorter time constant
and are detected at higher frequencies leading to γ < 1. Traps located further into
the oxide have a longer time constant and are detected at lower frequencies leading
to γ > 1. Trap depths from the interface can be obtained through the relationship
with the frequency from the equation [40]

z = −λln(2πf τ0 )

(3.4)

where τ0 is the minimum trap time constant, with an approximate value of 10−10
s [41] at the interface between SiO2 and Si, i.e. at z=0.

3.5.1

Low-Frequency Noise Setup

Low-frequency noise measurements were carried out using Agilent Dynamic Signal
Analyzer. The spectrum analyzer measures the power spectral density (PSD) as a
function of frequency after taking averages of many measurements. In this setup , we
measured averages of 64 runs. Once the power spectral density distribution in frequency is known, the source of noise can be inferred. The setup for the measurements
is shown in figure 3.4.
The pre-amp SR570 converts the drain current to a voltage that forms the input
to the spectrum analyzer. It also biases the device under test. A constant gate
voltage and drain bias are applied while the spectrum analyzer records the frequency
domain of the resulting current. To minimize the noise, the pre-amp is operated using
batteries. A low pass filter is also placed across the gate to minimize noise from the
applied voltage source. To minimize the influence of noise from external sources and
stray fields, the device is shielded and grounded. Low-frequency noise measurement
was performed from 1Hz to 1.6 KHz at different gate voltages with the transistor
biased in saturation at Vds = −1.5V . The current noise spectrum vs frequency is
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Fig. 3.4. Noise measurement set up

shown in figure 3.5(a) while the current noise spectrum normalized by the square of the
drain current shown in figure 3.5(b). It exhibits 1/f characteristics at high | Vgs −Vth |
for lower frequencies and 1/f 2 characteristics at higher frequencies. With increasing
gate voltage to more positive values in the subthreshold region, the normalized noise
spectrum becomes Lorentzian exhibiting 1/f 2 characteristics at higher frequencies.
The Lorentzian noise spectrum may be attributed to generation-recombination (gr) noise that could result from random emission of holes and electrons in defect
centers in the depletion layer of the semiconductor [42] or could be due to modulation
in channel width resulting in charge fluctuations in the impurity centers [43]. To
find if 1/f noise is related to mobility fluctuations or carrier number fluctuations,
the drain current noise spectrum normalized with the square of current (SId /Id2 ) is
compared with the square of the ratio the transconductance, gm and the drain current
Id i.e. (gm /Id )2 . If SId /Id2 varies as (gm /Id )2 then the dominant source of noise is
the number fluctuation but if it varies as 1/Id then Hooge’s mobility fluctuation is
dominant [38]. From figure 3.6(a) showing the normalized drain current with Id at
10 Hz, an agreement between SId /Id2 and (gm /Id )2 occurs only at high values of drain
current for which | Vgs − Vth |≥ 0.5V . This corresponds to voltages for which the
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device is in accumulation and the low-frequency noise source is the carrier number
fluctuations with the noise spectrum exhibiting 1/f nature at low frequencies and 1/f 2
at high frequencies. Such agreement is not however established for | Vgs −Vth |≤ 0.5V ,
below the flatband where 1/f 2 noise spectrum is observed signifying g-r noise [42].
This observation is similar to what was observed by Doria [44]. Since this device is
biased in saturation, both surface accumulation and bulk conduction exist and the
accumulation is formed near the source side whereas a depletion layer is formed on
the drain side of the channel [44].

Fig. 3.5. (a) Drain current noise spectral density (SId ) as a function
of frequency (Freq) for gate voltage varying from 1.8 to 0 V. (b)
Drain current noise spectral density normalized by the square of drain
current, SId /Id2 as a function of frequency. They exhibit 1/f noise
at high negative gate voltages and low frequencies and Lorentzianlike spectrum at low negative gate voltages with 1/f 2 noise at high
frequencies.

The depletion layer can cause fluctuations in carrier numbers in the defect centers
in the depletion region resulting in g-r noise [42]. The current noise spectrum for the

37
device biased in the subthreshold also indicated 1/f spectrum at low frequencies and
1/f 2 characteristics at high frequencies.

3.6

Interface Trap Density
The effective trap density was obtained using equation 3.2 and 3.3 at frequencies

of 1 Hz, 10 Hz, 100 Hz and 1 KHz. The trap density is plotted against the gate
overdrive voltage as shown in figure 3.6(b). The maximum trap density is found
near threshold. It decreases to the minimum near flatband and then increases in
accumulation to about 2 × 1016 cm−3 eV −1 . The effective trap density ranges between
1016 cm−3 eV −1 to 1017 cm−3 eV −1 . This trap density is lower than what was found in
FinFETs reported by Jeon et al [45].
To find the trap density within the semiconductor bandgap, Sentaurus TCAD
simulation is utilized to find the surface potential as a function of the applied gate
bias. The surface potential is related to the valence band edge bending through the
equation [27]

EF − EV =

ESi
+ qΨs (Vgs ) − qΦB
2

(3.5)

where EF is the Fermi level, EV is the valence band, ESi is the silicon bandgap,
ΨS is the surface potential, ΦB =

kB T
ln(Na /ni ),
q

kB is the Boltzmann constant, Na is

the acceptor concentration. ni is the intrinsic concentration, and q is the electronic
charge. Since the trap density relation with the gate voltage is established, the surface
potential-gate voltage relation can be used to find the trap energies in the bandgap.
Figure 3.7(a) shows the plot of trap density vs the energy of the bandgap. Only
values from the valence band edge to the middle of the gap are shown.

3.7

Conclusions
We have fabricated silicon JLTs using a standard bottom-up Si nanowire fabrica-

tion approach in which the nanowires were doped during growth to a doping concen-
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Fig. 3.6. (a) Comparison between current noise spectral density normalized by the square of the current (SId /Id2 ) and the square of the
ratio of transconductance and current (gm /Id )2 vs drain current (Id )
in logarithmic scale. There is an agreement between the two for high
drain current in accumulation. In depletion, the agreement is not
however observed. Carrier number fluctuation theory is therefore accurate in accumulation. (b) Effective trap density, Nt as a function
of gate overdrive voltage, Vgs − Vth at frequencies of 1 Hz, 10 Hz, 100
Hz, and 1 kHz is shown. Maximum Nt is found around the threshold
voltage, Vth .

tration of approximately 1019 cm3 and thermally oxidized to form a Si/SiO2 core-shell
structure without the need to perform ion implantation. Lorentzian drain current
noise spectrum and 1/f were obtained for the device biased in the saturation region.
The major source of low-frequency noise is the carrier number fluctuations close to the
Si/SiO2 interfaces. Interface trap density with a low value of 1016 cm3 eV −1 is measured. The lack of junctions and bulk conduction in the silicon nanowire junctionless
transistors allow trap characterization within the silicon bandgap using low-frequency
noise measurements. For the p-doped nanowire, the highest density of traps is found
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Fig. 3.7. (a) Effective interface trap density, Nt as a function of trap
energies within the bandgap, Ef -Ev . Highest density is found close to
the valence band edge and minimum trap density near the midgap.
(b) Potential distribution on the Y-Z cross-section of the nanowire
for gate voltage of -1.0 V obtained from simulation using SYNOPSIS
SENTAURUS TCAD. Surface potential is obtained from the potential
distribution for gate voltages from 1.8 to 0 V.

closer to the valence band edge. For energies below the valence band, traps change
nature and become allowed states characterized by the effective density of states for
holes (Nv ).
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4. DESIGN, FABRICATION, AND
CHARACTERIZATION OF GERMANIUM ON
INSULATOR JUNCTIONLESS TRANSISTORS
4.1

Introduction
Germanium (Ge) can provide an alternative material platform with high hole mo-

bility [46] that can be integrated into (CMOS) technology to improve logic speed. It
also has a lower dopant activation temperature that lowers the thermal budget [47].
Junctionless metal oxide field effect transistors (JLTs) on thin Germanium on insulator (GeOI) substrate have been demonstrated for both p-channel [7] and n-channel
transistors [48] using high-k gate dielectrics [8]. High-k dielectric materials have a
major disadvantage of having a high number of defects at the interface with Ge leading to a degradation of the channel mobility [49]. Some dielectrics like HfO2 cause
intermixing of Ge and HfO2 due to Hf-O-Ge bonds [50]. Such intermixing modifies the dielectric constant of the gate and introduces interface states [50]. Different
methods to passivate the interface between Ge and high-k dielectrics like Sulphur
passivation [51], [52] plasma post oxidation [53], and nitride passivation layer [54],
have facilitated reduced interface traps. An interfacial layer with a lower dielectric
constant between the high-k dielectric and Ge is inserted so that a lower defect surface with Ge is obtained [55]. GeO2 forms an excellent interface with Ge, however, it
has the disadvantages of being soluble in water [56] and suffers from the formation of
other thermally unstable phases of GeO [57]. Such thermally unstable GeOI phases
easily desorb at high temperatures leading to deterioration of the interface quality
and increase of the interface state density [58]. Depositing a dielectric that protects
GeO2 layer such as Y2 O3 maintains the integrity of the gate dielectric leading to better interface quality [7].
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A number of techniques have been proposed to study the interface traps between the
semiconductor and the gate dielectrics in metal oxide semiconductor (MOS) structures
and metal oxide semiconductor field effect transistors (MOSFETs). These traps, originated from the structural defects at the semiconductor-oxide interface and impurities
in the semiconductors, result in scattering of charge carriers hence degrading their
mobility. To study the interface state characteristics, different methods such as conductance techniques [27], subthreshold current method [59] and charge pumping [59]
have been used. Additionally, low-frequency noise can be used as a characterization
tool to investigate the quality and reliability of the devices.
In this chapter, we perform low-frequency noise characterization and report the interface trap density for the germanium JLTs fabricated on GeOI substrate. We compare
the results to the interface trap density obtained from conductance measurement
techniques using split C-V measurements. Moreover, a method to visualize the trap
density as a function of both the effective trap depth and the trap energy across the
Germanium bandgap is presented.

4.2

Fabrication of GeOI Transistors
The fabrication of the junctionless transistors (JLTs) was done on germanium on

insulator (GeOI) substrate. The starting wafer, purchased from IQE Silicon, was a 50
nm germanium-on-insulator with a (100) orientation p-doped with a concentration
of 5 × 1018 cm−3 . The buried oxide (BOX) was SiO2 with a thickness of 100 nm.
Fabrication steps in the clean room were as follows:
1. Cleave a small piece of wafer and clean it using the standard degreasing procedure of soaking the sample for 5 minutes in each of the following; acetone,
methanol and isopropanol followed by drying in nitrogen gas.
2. Spin PMMA A4 at 4000 rpm for 45 seconds.
3. Bake at 180◦ C for 90 seconds on a hot plate
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4. Using the Raith software, write the alignment marks found in layer 1
5. Develop in MIBK:IPA=3:1 for 60 seconds and stop in IPA for 20 seconds then
dry in nitrogen.
6. Introduce the sample into the electron beam evaporation chamber. Pump down
the chamber to a base pressure of 10−6 Torr and then deposit 80 nm of titanium
and 20 nm of gold.
7. Lift off the metal in acetone and dry in nitrogen.
8. Repeat the step 2-5 but instead, write layer 2, the channel area and develop
instead in IPA: H2 O=1:3 for 60 seconds then dry in nitrogen.
9. Thin the channel region to a thickness of 15 nm using a mixture of H2 O2 :
H2 O=1:3. The thickness of Ge was confirmed by ellipsometry and the surface
roughness measured using Atomic Force Microscope (AFM). This mixture has
an etch rate of 1.5 nm/second. Channel areas of width of 100 µm and lengths
of 70 µm and 100 µm were fabricated.
10. Expose the device isolation layer 3 by doing the standard degreasing protocol
in step 1 followed by steps 2-5.
11. Use Panasonic RIE etcher to dry etch Germanium on the device isolation regions. The Panasonic parameters are; RF Coil power-600 W, RF Bias-30 W,
CF4 gas flow-20 sccm, chamber pressure- 2 pa. An etch time of 19 seconds
etched 50 nm of Ge.
12. After dry etching, the sample is cleaned in acetone, methanol, and isopropanol
for 5 minutes each and then coated with PMMA and baked as in step 2 and 3.
13. Write the source and drain layer 4 and develop as done in steps 4 and 5.
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14. Etch the native oxide in BOE 6:1 For 4 seconds and immediately introduce the
sample into the electron beam evaporation chamber as in step 6. Deposit 80
nm of Ni and 20 nm of gold.
15. Lift off in acetone and dry in nitrogen.
16. After cleaning the sample, introduce the sample into FIJI atomic layer deposition (ALD) system and deposit 1 nm of Al2 O3 .
17. The sample is then introduced into rapid thermal annealing system RTA in the
presence of O2 and oxidized for 10 minutes at 500◦ C.
18. This is followed by another atomic layer deposition of 10 nm of HfO2 .
19. The next step involves another lithographic step to put the top gate electrodes.
Steps 2 to 6 are repeated in order to deposit 80 nm of Titanium and 20 nm of
gold.
20. The devices were then characterized after the fabrication process.
Figure 4.1(a) shows a summary of the fabrication steps whereas figure 4.1(b) shows
the schematic view of the device structure.

4.3

Contact Resistance Measurements
The contact resistance between Ge and Nickel was calculated using the transfer

line method (TLM). Initially, a mesa was defined using e-beam lithography Raith
e-line software. Ge defined by the mask pattern was then etched using CF4 gas using
Panasonic dry etching tool in the clean room. The Germanium was etched until the
SiO2 layer was reached. The thickness of Ge was about 50 nm. Patterns of 50 µm
wide by 100 µm long were designed using e-beam lithography e-line Raith software
with a spacing of 5, 10, 20, and 50 µm. After etching out the native oxide using dilute
hydrofluoric acid, nickel was then deposited using a lift-off process. The TLM device
structure is shown in the inset of figure 4.2.
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Fig. 4.1. (a) Schematic of a summary of the process flow for JLT
fabrication. Channel region was thinned by wet etching. Source and
drain contacts defined and Ni deposited. A thin layer of Al2 O3 was
then deposited and Ge oxidized at 500◦ C. HfO2 was then deposited
by ALD before a Ti/Au gate metal electrode were deposited in a gate
last process. (b) Device structure showing the multi-stack of the gate
dielectric and the source, drain, and gate electrodes.

The resistance between two adjacent bars was measured and a graph of resistance
vs length plotted. This graph was used to extract the contact resistance and the
specific resistivity. Figure 4.2 shows the plot resistance of TLM patterns vs the gap
length for the device. The value of the contact resistance was found to be 54 Ω and
the specific contact resistivity was calculated to be equivalent to 5.64 × 10−5 Ωcm2 .

4.4

DC Characteristics
Drain currents (Id ) as functions of the drain-source voltage (Vds ) of the JLT with

the gate voltage (Vgs ) ranging from -1.6 V to 1 V in steps of 0.2 V are shown in
Fig. 4.3 (a). The length (L) and width (W) of the device were both 100 µm. The
drain current, Id as a function of the Vgs at a Vds =50 mV , both in linear and semi-log
scales and the corresponding transconductance (gm ) together with its first derivative
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Fig. 4.2. TLM of Ni and Ge contact resistance measurement technique. The width of the devices was 100 µm. Each bar is 50 µm and
100 µm with a spacing of 5 µm, 10 µm, 20 µm and 50 µm. The contact
resistance of 54 Ω and specific contact resistance of 5.64 × 10−5 Ωcm−2
was obtained. Device structure (inset).

(dgm /dVgs ) are shown in Fig. 4.3 (b). The Ion /Iof f ratio of about 104 is achieved
with a subthreshold slope (SS) of 150 mV/decade. The transfer characteristics as a
function of the back-gate Vbs for a fixed Vds =50 mV for both device lengths are shown
in Figure 4.4 (a) while the shift in threshold voltage for the two devices are shown in
Fig. 4.4 (b). With a high negative Vbs , a higher gate voltage is needed to turn off the
device since it induces a large number of carriers in the channel requiring a large Vgs
(top) to deplete the channel.
Table 4.1 shows a comparison of the parameters obtained in our process with values
from other groups.

4.4.1

Threshold Voltage Extraction

The threshold voltage was obtained using the voltage axis intercept of the tangent
of the line drawn at the point of the maximum of transconductance of the plot of Id vs.
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Vgs on semi-log scale as described in section 2.5. A value of Vth = -0.3 V was obtained.
The graph of transconductance is shown in figure 4.3 (b). The second method used
to extract the threshold voltage is the Y function also described in section 2.5. A
plot of the Y function vs the gate voltage is shown in figure 4.5. The intercept with
the voltage axis gives the threshold voltage of the device, Vth = -0.3 V. This value is
the same as the value obtained using the maximum of transconductance method.
Table 4.1
Comparison of our devices with other published Ge JNTs

Parameters

REF [7] REF [60]

W (µm)
Lgate (µ)m

100

W/Lgate

REF [8]

REF [61]

Our Device

1.6

130

0.02

100

5.2

160

3

100

0.033

0.812

0.006

1

Ion /Iof f

104

3 × 104

3 × 103

2 × 105

104

SS(mV/Dec)

3600

7368

833

189

150

Normalized Iof f

9 × 10−9

1.05 × 10−7

1.40 × 10−9

2.80 × 10−9

Normalized Ion

1.2 × 10−4

3.07 × 10−5

1.82 × 10−6

4.95 × 10−5

4.4.2

Mobility Measurements

Two types of mobility can be obtained. The low field mobility, µ0 is the maximum
value that can be obtained assuming there in no mobility degradation. The second
type is the effective mobility, µef f which depends on the electric field and hence
the number of carriers. The effective mobility was found using the slope of the Y
function in figure 4.5 and using the equation 2.15. A value of 117 cm2 /V.s was
obtained from the maximum low field hole mobility. The effective hole mobility was
estimated from the split C-V measurements for the Ge sample. Using equation 2.18,
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the accumulation charge was obtained and equation 2.19 used to estimate the value
of the effective mobility, µef f . The values do not vary a lot with the carrier density
and are comparable to the values obtained in reference [7]. This hole mobility is
higher compared to the mobility in a conventional inversion mode silicon p-FET with
a doping concentration of 6.6 × 1017 cm−3 [62].
The carriers in the JLT are confined to the channel and the mobility obtained is
the bulk mobility. A surface accumulation adds to the bulk conduction with the
surface conduction leading to scattering of carriers hence degrading the mobility of
the carriers. The mobility of holes in bulk Ge with a doping concentration of 1019
cm−3 is about 100 cm2 /V.s [7] while that of bulk Si is 40 cm2 /V.s [62]. In conventional
inversion mode transistors, the conduction occurs through the minority carriers at the
interface, which further degrades the carrier mobility.

Fig. 4.3. (a) Output characteristics Id -Vds of the Ge (100) junctionless
p-FET with both channel length/ width of 100 µm. (b) Transfer
characteristics in a semi-log scale and the transconductance, gm with
its first derivative with respect to Vgs . Maximum transconductance is
about 2.7 µS.

Figure 4.4 shows variation of threshold voltage with back gate
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Fig. 4.4. (a) Id vs Vgs for the L=W=100 µm for back gate bias, Vbs
ranging from -30 V to 30 V in steps of 10 V. (b) shows threshold
voltage, Vth shift as the back gate bias is changed for two different
gate widths of 70 µm and 100 µm with a fixed gate length.
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Fig. 4.6. Mobility of Ge JLT fabricated on 15 nm GeOI substrate. A
value of about 127 cm2 /V.s at a doping concentration of 5×1018 cm−3
is obtained. This value is comparable to that obtained in reference [7],
but is higher than conventional Si p-FET in ref [62].

Figure 4.6 shows the comparison of the mobility of the GeOI insulator transistor
compared to that obtained in reference 4 and that of conventional Si p-FET [62]. Ge
with a higher value of mobility is, therefore, a better material for scaling of transistors
since it offers a higher mobility than Si.

4.5

CV Characterization

4.5.1

Flat-band Voltage Extraction

Flatband marks the boundary between accumulation and depletion. For high
2
frequency, the C-V curve in accumulation is constant. A graph of 1/Chf
against Vgs
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in accumulation has a zero slope. On the other hand, in depletion, it is linear with
an assumption that the doping concentration is uniform. Therefore, the boundary
between the two lines, which corresponds to the flatband voltage, can be identified.
The value of flatband voltage can also be obtained by plotting the second derivative
of the reciprocal of high-frequency capacitance with respect to the gate-source voltage
i.e.

2 )
d2 (1/Chf
dVgs2

. A peak corresponding to the flatband is obtained. A value of -0.8 V is

obtained from the slope of the line in depletion as shown in figure 4.7.

8
21
S l o p e = 4.37×10
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2
Fig. 4.7. Shows the plot of 1/Chf
vs Vgs . The slope of the graph
is nearly zero below of 0.80 V and linear above it. This boundary
marks the flatband voltage. The near zero slope represents the device
in accumulation while the linear part represents depletion.
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4.5.2

C-V Characteristics for the Top Gate Sweep

Using the split C-V method described in section 2.21 and shown in figure 2.2, the
C-V measurements were performed starting from a frequency of 5 KHz to 1 MHz
at room temperature with the drain and source shorted together and connected to
ground while the gate connected to the high. A plot of gate channel capacitance as
a function of the top gate voltage is shown in figure 4.8. For frequencies between
500 KHz to 1 MHz, depletion is seen for positive values of the gate voltage. At
lower frequencies, inversion can be observed and at very low frequencies since there
is no capacitance change when the gate voltage is swept. The lack of clear depletion
can be attributed to the generation-recombination of the minority carriers in the
depletion edge and in the channel, which accumulates at the interface of the metal
and the semiconductor [8]. The generation-recombination of carriers may prevent the
depletion capacitance at low frequencies.

4.6

Low-Frequency Noise Characterization
Low-frequency noise was measured under a constant gate and drain bias. Stanford

Research SR570 preamplifier was used to convert the drain current to a voltage that
forms the input of the Agilent 35670A spectrum analyzer. A capacitor was placed
across the gate voltage source to filter noise from the applied voltage as described
in the previous chapter. Low-frequency noise measurements were performed starting
from a frequency of 1 Hz to 1.6 KHz with the spectrum analyzer recording averages
of 64 measurements to obtain the frequency spectrum. The transistor was biased in
the linear and the saturation regime with the gate voltage varied from -1.8 V to 1 V
in steps of 0.2 V.
Large area transistors were chosen to avoid the dispersion caused by random
telegraph signal fluctuations noise and eliminate local effects common in small transistors [63]. The current noise spectral density as a function of the frequency for the
device with L=100 µm is shown in figure 4.9(a). The noise spectrum exhibits 1/f
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Fig. 4.8. Top gate voltage sweep for the frequency range of 5 KHz
to 1 MHz at low frequencies, generation-recombination of minority
carriers prevents depletion while at high frequencies from 500 KHz to
1 MHz, they do not respond hence a clear depletion can be observed.

characteristics at frequencies below 100 Hz. Fig.4.9(b) shows the graph of (SId /Id2 )
vs. Id at 10 Hz plotted along with the graph of (gm /Id )2 for the device with L = W
= 100 µm biased in the linear region. It is generally accepted that 1/f noise can be
associated with conductivity fluctuations either due to carrier number fluctuations
(∆N ) or mobility fluctuations (∆µ) [64]. As mentioned in the previous chapter, according to the theory developed by McWhorter, the fluctuations in the number of
carriers at the interface between the semiconductor and the gate oxide is the result of
trapping and release of free carriers into the slow oxide traps [36]. The noise current
spectral density normalized by the square of the current (SId /Id2 ) varies as (gm /Id )2
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Fig. 4.9. (a) Current noise power spectral density, SId vs frequency
for gate voltage ranging from -1.8 V to 1 V in steps of 0.2 V for
the JLT device with L = W = 100 µm biased in the linear region.
1/f dependence is observed for frequencies of 100 Hz and below. (b)
A plot of the normalized current noise spectrum (SId /Id2 ) vs. drain
current, Id at frequencies of 10 Hz for the JLT device with L = W
= 100 µm. Also shown is a constant multiplied by the square of the
ratio of transconductance to drain current, const×(gm /Id )2 vs Id . The
trends of the two graphs are similar.

in the carrier number fluctuation theory while it varies as 1/Id in the mobility fluctuation model [38]. According to Fig.4.9(b), the comparison of the two plots indicates
that (gm /Id )2 and SId /Id2 shows a similar trend. Therefore, the noise origin could be
explained by the carrier number fluctuation.

4.7

Trap Density
The effective volumetric interface trap density can be extracted using the method

described in Hartman [41] and used in references [65], [45]. The trap density is then
calculated using equation 3.3. The trapping and release of carriers from the channel
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into the oxide involves tunneling with each tunneling depth associated with a specific
time constant given by [66].

τ = τ0 ez/λ

(4.1)

where τ0 is the time constant at the interface when the depth is zero and λ is
a parameter that depends on the effective mass of the carrier and the valence band
edge. From equation 4.1, the trap depth, assuming an elastic exchange between traps
and the channel, can be obtained using equation 3.4.

Fig. 4.10. Shows the Effective interface trap density as a function of
the effective trap depth.

The effective trap density NT (EF ) obtained using equation 3.4 at a frequency of 10
Hz, was calculated with respect to the gate voltage for the devices with a gate length
of 70 µm and width of 100 µm. The trap density as a function of trap depth obtained
using equations 3.3 and 3.4 for the 70 µm gate length device shows the maximum
trap density near the interface with a value close to 1019 cm−3 eV −1 in depletion. The
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trap density, however, decreases as the distance from the interface of the Ge/GeO2
increases. Frequencies lower than 1 Hz would be needed to probe the interface states
at depths higher than 2.3 nm from the interface and were therefore not considered in
this analysis.
For low positive gate voltages, the Germanium channel is depleted and contribution to the current stems from the majority carriers confined to the back interface.
This depletion region contributes to noise due to generation-recombination of carriers
in trap centers which may cause fluctuations in the depth of the depletion layer [40].
When the gate voltage is increased (to more negative values), the depletion layer
vanishes and the bulk of the GeOI becomes neutral. Increasing the gate voltage leads
to accumulation of the majority carriers between the gate dielectric stack and the
channel as in accumulation mode metal oxide field effect transistors [67]. Since the
doping concentration is relatively high, the conduction current resulting from the
back interface can be neglected. The total noise, therefore, has contributions from
conduction current resulting from both bulk and accumulation layer created beyond
the flatband. The noise values are lowest and nearly constant around the threshold
which can be associated with the bulk conduction. As soon as the accumulation layer
is formed, an increase in the noise level is observed. These observations are depicted
in figure 4.11.
The interface state density is greatest in depletion for both device lengths and
decreases to the minimum near flatband remaining fairly constant in accumulation
at about 1018 cm−3 eV −1 for the 70 µm gate length and 1019 cm−3 eV −1 for the 100
µm gate length. This trap density is comparable to values of 1017 − 1018 cm−3 eV −1
obtained using Silicon oxynitride as a gate dielectric [64], [68]. They are however lower
than trap density found in HfO2 gate dielectric for Ge by an order of magnitude [69].
To obtain the trap depth distribution across the bandgap, a low-frequency quasistatic
capacitance-voltage characterization was utilized. In this approach first, the surface
potential as a function of the gate voltage (Ψ − V ) from Berglund’s integral is found
using [70].
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Fig. 4.11. Effective trap density vs gate overdrive voltage, Vgs − Vth .
Effective trap density is lowest near the threshold voltage and is high
in both depletion and beyond the flatband in accumulation. Trap
density remains nearly constant between threshold and flatband voltage.

Ψs (Vgs ) − Ψs (VF B ) =

ZVgs 

1−

CLF 
dV
Cox

(4.2)

VF B

where Ψs is the surface potential, VF B is the flat-band voltage, Cox is the gate
oxide capacitance, and CLF is the low-frequency capacitance. The band bending on
gate bias application relates the surface potential to the Fermi level, EF and the
valence band edge, EV according to equation 3.5.
The semiconductor band bending at the interface from equation 3.5 is illustrated
in figure 4.12 for a p-doped semiconductor.
The quasi-static low-frequency C-V measurements are also measured for the gate
voltage range from accumulation to inversion. We measure the C-V curve at a frequency of 5 KHz and do a dual sweep. The frequency curve is shown in figure 4.13
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Fig. 4.12. Band bending for a p-type semiconductor
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Fig. 4.13. Quasistatic low-frequency Capacitance-Voltage(C-V) measurements at a frequency of 5 KHz

58
A plot of the distribution of interface density vs. energy of the traps along with
the theoretical values of valence and conduction band density of states is shown in
figure 4.14. While it is presumed that there are no allowed energy states within the
semiconductor band-gap, the figure reveals their existence in the band-gap and their
measured distribution vs. energy.

Fig. 4.14. Effective trap density as a function of the energy in the
band-gap for the channel region of Ge JLT device. Also shown are the
theoretical values of conduction and valence band density of states.

4.8

Conclusions
The low-frequency noise in Ge JLTs was explained using the carrier number fluc-

tuations indicating trapping and release of charge carriers in the bulk of the channel
and near the oxide-semiconductor interface. The trap energies were obtained in the
semiconductor due to the bulk conduction nature of the JLTs and the absence of semiconductor junctions. Highest trap energies are closest to the valence and conduction
band edges and lowest in the mid-gap. Volumetric traps within the Germanium
band-gap were investigated using low-frequency noise characterization in p-type Ge
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junctionless field effect transistors. Bulk conduction and lack of junctions in junctionless transistors lead to low-frequency noise stemming from fluctuations in the number
of free carriers. The volumetric trap density when devices are biased in flat-band and
accumulation is found to be low and in the range of 1017 -1018 cm−3 eV −1 . The trap
density in these devices is similar to that of transistors with Ge-SiON interface but
lower than Ge transistors with high-k dielectric. A method to compute the density of
traps across the band-gap is introduced and reveals lowest trap density in the mid-gap
and increased trap density as their energy reaches the edges of either conduction or
valence band. Low-frequency noise can be used as a diagnostic tool to probe the trap
energies in the semiconductor band-gap and can be used to check the quality of JLTs.
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5. DESIGN, FABRICATION, AND
CHARACTERIZATION OF SILICON NANOWIRE FIELD
EMITTERS AND INTEGRATED VACUUM DEVICES
5.1

The concept of Field Emission
Field emission is a quantum mechanical process in which electrons tunnel through

a potential barrier at the surface of a solid when a large electric field is applied.
Electric fields of about 107 V/cm are required to get a significant electron flow. A
high electric field decreases the width of the potential barrier making it finite and
hence making it possible for the electrons to tunnel through the barrier.

Fig. 5.1. The shape of the potential barrier between a metal and
vacuum in the absence of an electric field, the barrier follows the
dotted line. An external electric field lowers the barrier making it
finite for electrons to tunnel through.

The solid line in figure 5.1 shows the shape of the barrier in the presence of an
electric field. This barrier lowered by an amount ∆Φ as shown in figure 5.1, can
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be approximated as a triangular potential. Once the shape of the barrier is known,
the probability of an electron with a given energy tunneling through the barrier can
be calculated. If the electron supply function is known, it can be integrated for
all electron energies to obtain the current tunneling density determined using the
Wentzel, Kramers Brillouin (WKB) approximation [71]. The resulting equation for
the current density after substitution of fundamental constants is called the FowlerNordheim equation [72]

JF N = 1.42 × 10−6

2

!

7 3/2

E
10.4
−6.44 × 10 φ
exp 1/2 exp
φ
φ
E

!
(5.1)

In this equation, JF N is the Fowler-Nordheim emission current density, E is the
electric field, and φ the work function of the material.

5.1.1

Field Emission from Semiconductors

In semiconductors, the presence of the surface states and the application of the
electric field that may penetrate the semiconductor surface makes field emission different from the metal surface. Electrons may also be emitted both from the conduction
band and the valence band of the semiconductors. The potential barrier from the
conduction band is the electron affinity, χ while it is the energy gap plus the electron
affinity for a p-type semiconductor. Furthermore, the band bending at the surface
of the semiconductor can influence the barrier height that the electrons experience.
The influence on the barrier height depends on whether the amount by which the
band bends is sufficient to bring the conduction band below the Fermi level as found
in highly doped n-type semiconductors. If the conduction band bending is above the
Fermi level as in the case of low doped n-type semiconductor, there will be no barrier
lowering.
The Fowler-Nordheim equation for electron emission as the external field penetrates into the semiconductor for an n-type semiconductor that is lightly doped can
be obtained by replacing the work function φ by the electron affinity from the bottom
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Fig. 5.2. Conduction band bending of an n-type semiconductor in the
case of a highly doped n-type semiconductor, the conduction band
bends below the Fermi level reducing the barrier height by V0 .

of the conduction band. In this situation, the band bending is not sufficient to go
below the Fermi level. On the other hand, for a moderately or highly doped n-type
semiconductor for which the band bending goes below the Fermi level, the same equation is used with the work function replaced by χ − V0 . Here the effective barrier is
reduced and electron supply is always from the Fermi level.

5.1.2

Field Emission from single emitter vs array of emitters

The emission of electrons from an emitter due to the application of an electric
field is affected by the nature of the emitting material and its geometrical properties
For an applied gate voltage, V, the electric field at the tip of the emitter is related to
the field enhancement factor through the equation
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E = βV

(5.2)

where β is the field enhancement factor. Equation 5.2 can be substituted into the
F-N equation 5.1 to yield

J = AV 2 exp(−B/V )

(5.3)

where A and B are constants. If the area of the cross-section of the emitter is known,
the current density as a function of the applied gate voltage can be obtained.

Fig. 5.3. Field emission from a single nanowire showing different
geometrical factors that influence the emission of current from a
nanowire.

The current from field emission is often expressed as a linear plot of ln(J/V 2 ) vs.
1/V. This plot yields a straight line with the slope and y-intercept related to the work
function and the field enhancement factor. These parameters are embedded into the
constants A and B in equation 5.3 and are often used to compare emitter properties
of different materials [72]. Whereas the field emission current depends on the work
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function of the emitting surface, related to the electronic properties of the emitting
surface, the field enhancement factor, on the other hand, depends on the geometry
of the emitter surface. These factors include among others the radius of the tip, r,
the height of the emitter, h, the gate opening diameter, d, as shown in figure 5.3.
Decreasing the gate opening diameter or decreasing the radius of the curvature of the
tip of the nanowire, for example, leads to a larger field enhancement factor. Larger
field enhancement factors , in turn, lead to a smaller value of the constant B, resulting
in a lower turn-on voltage.
For an array of field emitters, the total current can be obtained by multiplying the
current of a single emitter by the number of emitters in the array, assuming that all
the emitters in the array contribute equally to the total current. In practice, variation
in the geometrical properties of emitters due to statistical variations in fabrication
process from one emitter to the next exists. Variations in the emitter diameter, for
example, follow a normal or lognormal distribution [73], [74]. These variations can
cause a significant difference in the field enhancement factor of the nanowires. The
work function of the emitters, which is affected by the ambient of the field emitters also
varies from emitter to emitter. Whereas most of the field emission measurements is
done under pressures of 10−7 Torr and below, gases such as oxygen and water vapor
in the ambient affect the emission properties of the emitters because the presence
of these gases promotes the chemisorption of gas molecules which modify the work
function of the emitter surface [75], [76]. An increase in the work function leads to
a decrease in the emission current. The effect of geometrical variations on device
performance and reliability characteristics are described in section 5.4.

5.2

Metal gate vs. graphene gate for field emission triodes.
Diode type field emitters are widely used but have the disadvantage of inability

to modulate the electron beam current. In such setup, the current is modulated by
varying the voltage supply or by adjusting the cathode-anode distance to regulate the
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energy of the electrons. It is difficult and cumbersome to control the cathode-anode
distance. The modulation of the current can be achieved by adding a gate electrode
(or Grid) to create a triode. The emitter current can be significantly controlled with
smaller gate biases if a gate electrode is put between the anode and the cathode. To
produce an efficient field emitter under this configuration, the gate electrode needs
to be transparent to the electrons. Two approaches have been adopted to ensure
electron transparency of the gate. Metal grid with spacing in between to allow electron
emission has been employed. In this case, the grid pitch needs careful optimization
since a large pitch would reduce the field effect for a given gate voltage whereas a
small pitch would result in low currents at the anode.
Graphene has been proposed as a gate electrode due to its attractive mechanical and
chemical properties. It has been used as flexible transparent electrodes [77] where
transparent electrodes with low sheet resistance are required. Graphene is a low-Z
material with a low secondary electron and backscattered electron yield and is suitable
for use as a transparent medium for electron emission [78]. In an application requiring
an improvement of the overall efficiency of vacuum electronic devices, it is important
to suppress secondary electron emission. Such secondary electrons have trajectories
that can carry them almost anywhere within the vacuum envelope and can produce
undesired signal distortion and oscillation [78]. Graphene has been used as a gate
in triode field emission source with a measured transparency efficiency better than
87% for monolayer and 74% for bi-layer Graphene compared to metal grid gates [79].
Utilizing Graphene gates leads to reduced driving voltage and an increase in electric
field uniformity necessary for vacuum microtriode applications.

5.3

Current obstacles for silicon field emitters
The statistical variation in the distribution of the geometrical dimensions of field

emitter arrays during the fabrication process leads to variations in the emission current across the array. This variation can affect the performance of the individual
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emitter in the array due to the dependence of the emission current on the electric
field hence reducing the lifetime of the field emitter array as explained below. The
current due to F-N tunneling has a square dependence and an exponential dependence
on the electric field. It, therefore, follows that a small change in the value of the electric field leads to a big change in the current density. Since there are variations in
the emitter tip radius, sharper tips contribute a higher current density and are likely
to burn out prematurely compared to duller tips. The electric field causing emission
at the tip of the emitters depends on the radius of the curvature of the tips. Accordingly, high current on the nanowires causes joule heating of the individual nanowires.
This joule heating increases as the electric field is increased which then causes more
current to cause even more joule heating. A positive feedback mechanism that results
to thermal runaway and eventual burnout of the emitters ensues. This phenomenon
limits the maximum current density that can be obtained from the field emitter array
and if not mitigated, can lead to catastrophic failure of the field emitter array.
As the sharper emitters burn out, the only nanowires left are the dull ones that would
require a large electric field to turn on. Consequently, there is an increase in operating
voltage to achieve the same current density. As the operating voltage increases, the
ion bombardment on the tips of the nanowires also increases, the emitted electrons
from silicon may collide with residues and ionized gas molecules on their path. Under high electric field, the ionized molecules will be sputtered onto the tips causing
them to degrade [80]. This sputtering increases the surface roughness of the tip apex
leading to tinier sites at the apex. These sites induce a highly concentrated electric
field and high current leading to their burnout [81]. The velocity of the ionized gas
molecules that reach the tip apex from the anode can be estimated as
r
Vion =

2qV
mion

(5.4)

where q is the electronic charge of ionized gas molecules, V is the applied voltage
and mion is the mass of the ion. By reducing the gap between the collector and the
tip of the nanowires, the voltage required for current emission is significantly reduced,
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which would reduce the ion bombardment.
Two processes that need to be controlled in field emission of electrons from semiconductors are the supply of electrons from the bulk of the silicon to the emitter surface
or the tunneling of the electrons through the potential barrier in which the work
function of the material has to be overcome. Tunneling of electrons at the emitter
surface causes challenges such as emission current variations across the tips as well
as emitter burn out as the electric field is increased. To overcome these challenges,
a different mechanism that relies on control of the supply of the electrons from the
bulk of the semiconductor has been proposed. For example, a current limiter in series
with the field emitter array that controls the current from the field emitter has been
used [82]. However, this method has the disadvantage of low values of current density.
The supply of electrons can also be controlled by a p-n diode operated in reverse bias
mode [83]. In this case, a p-type semiconductor is used as the base and p-n diodes
operated in reverse. A depletion region is created within the reverse bias diode by the
application of a high electric field on the emitter surface [84]. This approach is not
suitable where large currents are required since a large reverse bias voltage would be
required. Again, the p-substrate used in this approach limits the supply of electrons
among the neighboring field emitters [85].
In this project, the current limitation is provided by the saturation of electron velocity inside Si nanowires. Based on the drift-diffusion transport model, the current of
Si nanowires reaches a saturated state as electric field strength across the nanowire
increases beyond a critical value. Any further increase in the electric field strength
causes the overall current to have a slight increment due to channel length modulation effect, similar to short-channel MOSFETs. This mechanism is based on the
drift-diffusion transport model according to which the electron velocity reaches a
maximum value at a certain electric field. This electron saturation velocity is approximately 107 cm/s for silicon. The saturation current in silicon is given by

Jsat = nqvsat

(5.5)

68
where q is the electronic charge, n is the carrier concentration and vsat is the
electron saturation velocity. The doping density of the field emitter arrays is reduced
so that current is limited by saturation at high fields. By properly adjusting the
doping density, each tip emits at a constant current density. Under high electric
fields, all tips participate in current emission rather uniformly leading to high current
and stable operation. The current is a function of the doping concentration, drift
velocity and the area of the cross-section, which is a function of position along the
channel. Current saturation and low output conductance may be achieved with the
correct choice of the carrier concentration and the device geometry.

5.4

Silicon Field Emission Simulation
Large variations in the current density are undesirable in field emission for appli-

cations requiring stable current for operation. To suppress these variations in current
in each tip and prevent microscopic thermal runaway at high current densities, the tip
current should be controlled by another mechanism other than the Fowler-Nordheim
tunneling mechanism. This mechanism is chosen to be the saturation of electron velocity under high electric fields. When the carrier density of the field emitter arrays
is reduced, the current is limited by the saturation at high electric fields.
To obtain the saturation of electron velocities comprehensive, Synopsis Sentaurus
Technology Computer Aided Design (TCAD) simulations are used to optimize the
parameters such as the doping density and length of the nanowires required. These
simulations are performed by someone else, but the results are used in this thesis to
fabricate the optimized devices. The simulations are done by self-consistently solving the coupled Poisson equation, the carrier continuity equations, and the FowlerNordheim equation. The transport properties of a single silicon nanowire with different dimensions and doping densities are obtained. Three device parameters, the
length, diameter and the doping concentrations were adjusted to obtain the highest
saturation emission current and lowest thermal resistance. Emission characteristics
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of silicon nanowire with diameters of between 20 nm to 60 nm and doping densities
of between 1013 cm−3 to 1015 cm−3 were studied. Tips from nanowires with a doping
density of 1015 cm−3 all follow the Fowler-Nordheim mechanism irrespective of the
diameter of the nanowires whereas, the nanowires with a doping density of 1013 cm−3
show saturation at high electric fields. Different diameters of nanowires show current
saturation at different values of current but the current density normalized by the
diameter of the wires remains the same. As the diameter of the nanowire increases,
the thermal resistance decreases but the power dissipated increases. These findings
are depicted in figure 5.4 and figure 5.5.

Fig. 5.4. The figure shows single nanowire simulations for nanowires
of diameters 20, 40 and 60 nm for doping densities of 1015 cm−3 and
1013 cm−3 . Current saturation is observed for nanowires with doping
of 1013 cm−3 .

The current density can be written as
J = nqµn E

(5.6)
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where n is the doping concentration and µn is the mobility and E is the electric
field. The current density depends on both the applied electric field and the mobility
of the electron. There is a critical lattice temperature, Tc with respect to which lattice
scattering is either dominated by the dependence of mobility or carrier number. Below
this critical temperature, an increase in temperature leads to a decrease in mobility
resulting from more lattice and ionized impurity scattering. The current decreases
and hence the region is mobility dominated. Above Tc , as the temperature increases,
more electrons are available for conduction. The electrons are able to jump from the
valence band to the conduction band after gaining thermal energy. This phenomenon
leads to an increase in joule heating that provides more electrons that can participate
in conduction leading to an even higher current density. The conduction mechanism
here is carrier density dominated. The current increase leads to thermal runaway and
an eventual catastrophic failure of the tip.
To extract the safe operating area, a heat transfer simulation is done using COMSOL
Multiphysics for silicon field emitters. Again this study is done by another individual
but the results are used in this thesis. Joule heating is considered as a major source of
heating and dissipation of heat is through radiation from the surface of the nanowire
and conduction through the substrate. Several parameters are investigated to maximize the emission current and avoid thermal runaway. These parameters include the
length of the nanowires, doping concentration and the diameter of the wires. Safe
operation regions are then extracted from the simulations. The optimal operating
conditions, according to these simulations, are obtained for silicon nanowires with a
doping concentration of 1013 cm−3 , and lengths of below 3 µm. Figure 5.4 shows the
simulation results.
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Fig. 5.5. a) shows TCAD simulations of for different doping concentrations . The critical temperature TC where the slope of current vs
temperature is zero is extracted for different doping concentrations.
b) For the doping concentrations found, the variation of the simulated operating temperature with length is shown. TC from part (a)
are shown with dashed lines.

5.5

Experiments

5.5.1

Langmuir-Blodgett (LB) Deposition of Silica particles

A monolayer of silica particles that are insoluble in a high surface tension liquid
like water is formed by dispersing silica particles on the surface of water. The silica
particles spread on the water surface and are attracted to water more than they are
attracted to themselves. Before the nanoparticles are spread on the water surface,
their surfaces are modified with aminopropyl methyl diethoxy silane to replace hydroxyl groups with amino groups [86]. The amine group termination is positive and
hence the particles are attracted to the hydroxyl ions in water. The substrate to be
deposited is soaked in water and hence is terminated by hydroxyl group making it
negatively charged. It is this opposite charge between the nanoparticles and the silicon wafer that facilitates the deposition of the nanoparticles. The deposition of the
monolayer of particles is done in a Langmuir trough, which consists of Teflon to avoid
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contamination. The trough contains the liquid onto which the particles are dispersed
with a bar for compressing the film. The apparatus also has a surface pressure sensor
and a position detector attached to the bar.
Once the monolayer of silica particles is spread on water, it is compressed to align
the particles. A substrate on which the particles are to be transferred is then inserted
into the water. The success of LB method lies in the cleaning protocol used in the
process. Any grease or contaminants must be avoided and water of high purity must
be used to avoid residues in the trough since any impurities will affect the deposition
of the monolayer.

Fig. 5.6. shows the apparatus for LB method of monolayer deposition.
The monolayer is spread on the surface of the water and compressed
using movable bars. The deposition is controlled by using the dipper
to immerse and withdraw the substrate from the water. The pressure
sensor measures the surface pressure during the deposition.
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5.5.2

Monolayer Deposition procedure

The following procedure was followed for the deposition of the monolayer of particles on the silicon substrate:
1. Clean the trough thoroughly with a Kim wipe soaked in chloroform and then
fill the trough with water.
2. Close the barrier and clean the surface of water by suction and then open the
barriers.
3. Zero the pressure sensor so that the current surface tension of the water is
defined as 0 mN/m
4. Take an isotherm without the molecules by closing the barrier. The barriers will
close and isotherm displayed on the screen. A clean trough will give a horizontal
curve on the x-axis whereas if there are surfactants on the surface of the water,
there will be a rise in pressure as the bars close. If there are surfactants, clean
the surface again using a pipette to draw water from the surface.
5. After cleaning the surface, repeat the process by running the isotherm until the
surface of the water is free of surfactants.
6. Open the barrier and zero the pressure then disperse the solution containing
the silica particles on the surface of the liquid using a microliter syringe. This
solution has a high vapor pressure and evaporates leaving the nanoparticles on
the surface of the water.
7. Set the desired pressure and insert the wafer on which the silica particles are to
be deposited on the water surface. Close the bars while keeping an eye on the
pressure reading. Once the desired pressure is reached, the motion of the bars
can be stopped.
8. The wafer can now be withdrawn from the water at a speed of 0.01cm/s. As it
is withdrawn, the nanoparticles are deposited on the surface of the wafer.
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Fig. 5.7. shows the silicon substrate carefully withdrawn from water with silica particles deposited. The modified positively charged
surface of nanoparticles are attracted to the negatively terminated Si
wafer.

5.5.3

Dry Etching of Silicon nanowires

The silica nanoparticles deposited on the silicon wafer using the LB method yields
closely packed nanoparticles of high densities of about 108 nanoparticles/cm2 . These
nanoparticles form the mask for etching silicon to obtain the nanowires. To get the
nanowires, the nanoparticle sizes are first reduced to ensure that spacing is created
between neighboring nanoparticles and avoid near proximity of the nanoparticles.
This vital step is performed using a mixture of CHF3 and CF4 gases in a dry etching Panasonic system in the cleanroom at the BIRCK Nanotechnology Center. The
parameters are optimized using the design of experiments with the following parameters; Flow rate of CHF3 is 40 sccm, CF4 flow rate is 10 sccm, RF power of 650 W
and DC power is 50 W with a process pressure of 1 pa are used. The etching time for
this process was optimized to 40 seconds. Longer etching times would reduce the size
of the nanoparticles hence reducing the masking ability since the etching selectivity
of SiO2 to Silicon is about 15 to 1. If the nanoparticles are not thinned enough ini-
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tially, the resulting nanowires after etching would be too close to each other leading
to clusters of nanowires. Figure 5.8 shows the SEM image of the nanowires.

Fig. 5.8. High density of silica particles deposited by LangmuirBlodgett (LB) method. A dense array of nanoparticles of 108
particles/cm2 is obtained. A higher magnification of the nanoparticles is shown in the inset.

After thinning, the chamber is cleaned and silicon nanowires are etched. To
achieve vertical nanowires, a process pressure of 0.8 Pa is used with a Cl2 flow rate
of 63 sccm, the O2 flow rate of 1.2 sccm, RF power of 300 W and a bias of 25 W. The
etch rate of Silicon nanowires is roughly 135 nm/minute. The nanowires are then
stripped of the Silica particles by soaking the wafer in buffered oxide etch (BOE) for
20 minutes. Scanning electron microscope image of the particles is taken to confirm
the location of the nanowires. Figure 5.9 shows SEM images of the nanowires.
Once the nanowires are etched to about 2-3 µm, they are thinned down to increase
the initial spacing between the nanowires for higher field enhancement factor in the
field emission process. The sharpness of the tips is also increased by another etching
process, which is isotropic and etches the entire nanowire. One problem encountered
is that because of high density, it is difficult for the etching gas to penetrate in
between the wires to etch the nanowires. Similarly, it is also difficult to remove the
etch products after the etching process. The thinning process is optimized by using
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Fig. 5.9. shows the SEM image of silicon nanowires after dry etching
in a mixture of chlorine and oxygen and stripping of silica particles
in BOE. The sample is tilted at 30◦ .Inset is a higher magnification of
the nanowires at the edge of the window defined by lithography.

a process pressure of 8 Pa, chlorine flow rate of 100 sccm, R.F. coil power of 200 W
and a D.C. power of 25 W.

5.5.4

Fabrication steps of un-gated silicon field emitters

The following is the procedure for the fabrication of silicon nanowire un-gated
field emitters
1. A silicon wafer of 2 cm by 1 cm is cleaved from a lowly doped silicon of doping density 1013 cm−3 . The sample is cleaned using the standard de-grease
procedure by soaking it for 5 minutes each of the following; toluene, acetone,
methanol, and IPA. This process may be accompanied by an ultrasonic agitation
when necessary.
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Fig. 5.10. shows the SEM image of silicon nanowires after isotropic
dry etching in a mixture of chlorine and oxygen. The isotropic etch
increases the distance between the nanowires and also reduces the
sharpness of the nanowire tips.

2. A thin layer of Al2 O3 is then deposited by Atomic Layer Deposition(ALD) using
Fiji Thermal and Plasma Atomic layer deposition (Cambridge) system.
3. A window is opened in the deposited aluminum oxide layer. This is done using photolithography by first spinning a thin layer of approximately 1.5 µm of
photoresist AZ1518 at a spin speed of 4000 rpm for 45 seconds followed by hot
plate baking at 100◦ C for 1 minute. A photolithography designed mask is then
used to expose the sample to UV light at a power of 10 mW/cm2 for 15 seconds.
The sample is then developed in MF 26A for 25 seconds then stopped in water
before drying in nitrogen.
4. The exposed Al2 O3 is then wet etched in BOE mixed with water in the ratio
BOE:H2 O=1:10. The etch rate of Al2 O3 is approximately 15 nm for every 10
seconds. The samples are over-etched to ensure that all oxide is removed. The
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sample is then soaked in acetone and sonicated in a water bath for 5 minutes
followed by methanol and isopropanol for 5 minutes each to clean the sample
of the photoresist mask used during wet etching.
5. Silica particles are then deposited on the entire wafer using the LangmuirBlodgett (LB) method described earlier. A packing density of about 108 cm−2
is easily achieved using this method.
6. The nanoparticles are then thinned using dry etching in the Panasonic dry
etching equipment in the cleanroom as described above.
7. The silicon is then etched to between 2 to 3 µm deep using the nanoparticles
as a mask. The regions of the mask with aluminum oxide are not etched as
aluminum oxide provides a very high selectivity of approximately 700,000:1
with respect to silicon.
8. Once the dry etching of silicon is achieved, the sample is soaked in BOE to wet
etch the remaining silica particles and aluminum oxide.
9. Two methods are then used to form a spacer between the nanowires and the
anode. Commercially bought PET film of thickness ranging from 15-25 µm
are used to separate the cathode from the anode. Since thinner films are not
commercially available, a thick negative tone photoresist SU-8 is used to form
an insulating spacer. SU-8 is spun at different spin speeds of between 2000
rpm to 3000 rpm to obtain varying thicknesses of between 5 µm to 30 µm. The
photoresist is soft baked at 100◦ C for 4 minutes and then exposed to UV light for
30 seconds at a power of 10 mW/cm2 using a photo mask. The sample is again
baked at 100◦ C for 5 minutes, cooled down for 1 minute before developing in the
SU-8 developer for 4 minutes. During development, the samples are strongly
agitated to dissolve the SU-8 not exposed. The samples are then hard baked at
125◦ C for 10 minutes and a further 145◦ C for 15 minutes. The temperature is
then ramped down slowly to avoid cracking of the SU-8.
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Fig. 5.11. Process steps illustrating the fabrication of un-gated field
emitters. A commercially bought spacer or negative tone photoresist
SU-8 is used with thickness of SU-8 controlled by the spin speed.

5.5.5

Fabrication of gated Field emitters

To obtain the gated silicon field emitters, the above procedure is used with a few
modification and additional steps to the process. A photolithography mask is used to
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make alignment marks on the sample to be used in the entire process. This is done by
depositing metal (Nickel/Gold) using electron beam evaporation system as described
elsewhere in this dissertation. Before the metal deposition process, the native oxide
is etched away using BOE diluted with water in the ratio of 1:10 for 5 seconds. Since
BOE is used in subsequent processes, any native oxide not etched could form a path
through which the oxide underlying the metal layers could be etched away leading to
the erosion of the metallization pads. To get clean lithography, Lift off Resist (LOR)
is used to get a good undercut on the resist to aid in the process of metallization.
With the alignment marks in place, the entire process in the above section is repeated
up to step 9. In this step, the SiO2 on the tips of the wires together with the masking
layer of Al2 O3 and any remaining silica particles deposited on the Al2 O3 is etched
away. After this process, 1 µm of SiO2 is deposited on the entire wafer to fill in the
gap between the silicon nanowires and also act as a spacer between the cathode and
the gate electrode. The silicon dioxide is then planarized. A gate metallization is
then deposited using the gate pattern layer on the photomask. Nickel and Aluminum
metals of thicknesses of 150 nm and 100 nm, respectively, are deposited using electron
beam evaporators. Aluminum metal is used for two reasons. Firstly, it forms a good
material for the bonding pads and second, it is used as a mask while dry etching
SiO2 in the next step to expose the silicon nanowires. This dry etch step may be
followed by a BOE wet etching of any remnants of SiO2 between the windows in the
gate metallization that may still be present.However, care must be taken to avoid
lifting off the metal layer that served as a mask during this process. A top electrode
is then fabricated using glass on which metals Nickel and gold(100nm/70nm) are
deposited. This process is followed by a layer of SU-8 deposited on the glass piece.
To deposit SU-8, a spin speed of 3000 rpm is used to obtain a thickness of between
5-10 µm. Once SU-8 is deposited, it is soft baked at 100◦ C for 4 minutes. Then,
the sample is cooled down for 1 minute and exposed to UV light for 30 seconds at a
power of 10mW/cm2 . This exposure is followed by another soft baking at 100◦ C for
5 minutes. The sample is then developed in SU-8 developer for 4 minutes with strong

81
agitation using sonication in the clean room. SU-8 is a negative thick photoresist and
all the parts of the sample that are exposed to the UV light will not be dissolved
after development. SU-8 that was not exposed to UV light is dissolved during the
development process.

Fig. 5.12. (a) Photo image of the top anode metal with SU-8 spacer.
The spacer can have different thicknesses depending on the spin speed.
(b) SEM image of the gate electrode with spacing in between the
metal layer through which electrons emitted from nanowire tips are
accelerated to the anode on the application of electric field modulated
by potential applied to the gate.

Once the top anode material has been fabricated, the final device involves affixing
the anode with the SU-8 spacer. Using the alignment marks, the two pieces are affixed
together with an optical glue followed by a 5-minute exposure to UV light to harden
the glue. The sample is mounted on the PCB board by soldering the gate, cathode,
and anode to the respective terminals of electrical connections of the measurement
system. The device is then introduced into the vacuum chamber and then soldered
together as shown in figure 5.13 and is ready for electrical characterization and testing.
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Fig. 5.13. (a) The final device structure without the top anode metallization and the filled in SiO2 for clarity of the components. (b) The
image of the sample soldered and ready for mounting into the vacuum
chamber is also shown.

5.6

Electrical characterization

5.6.1

The Measurement set up

The measurement set up for the devices consist of a power supply that provides
a maximum voltage of 1000 V with a current rating of 1 mA. This power supply
is connected between the cathode and the anode to provide the electric field that
accelerates the electrons from anode to the cathode. A SiO2 spacer between the anode
and cathode prevents the two from shorting. A gate electrode is used to modulate the
current emission from the nanowires. This gate electrode has perforations through
which the electrons are accelerated by the electric field created between the cathode
and anode. To control the current from the source to the drain, a second power
supply is used to apply a potential difference between the gate electrode to modulate
the current. The measurement setup is placed in vacuum, pumped to a pressure of
10−7 Torr or lower. This is necessary to minimize the instances of electron scattering
due to collisions with other particles.
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Fig. 5.14. The measurement setup for the field emission showing the
gate electrode, the cathode, and the anode. This set up is put in a
vacuum.

A computer program that controls the devices is used to collect data that is plotted
in real time. Figure 5.14 illustrates the measurement set up.

5.6.2

Results and Discussions

We begin by investigating the breakdown voltage of the SU-8 that is used as an
insulating barrier to prevent the shorting of the anode and the cathode during the
measurement procedure. The aim is to have as thin a layer of SU-8 as possible so
that the distance between the anode and the cathode is minimal. This is important
for reducing the turn-on voltage for the emission of the electrons from the tip of the
nanowires. To achieve this, a wafer with nanowires already fabricated is used and a
thin layer of SU-8 is spun as described in the previous section. A careful treatment
while hardening the SU-8 is necessary to prevent it from cracking. Cracking of SU8 reduces its breakdown voltage and should be avoided at all costs. We optimized
the spin speed for the SU-8 and found that 5 µm thick layer has good insulating
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properties and does not break down even on the application of 900V. This means
that our treatment of SU-8 and the hardening process was carefully done. Figure
5.15 shows I-V curve for the test on the breakdown of SU-8.

Fig. 5.15. (a) Breakdown voltage measurements of SU-8. A spin speed
of 3500 rpm results to a thin layer of 5 µm thickness. Hard baking
and gradually reducing the temperature ensures that the layer doesn’t
crack maintaining its integrity.

We investigate the influence of the emission area and the effect of the sharpness
of the tips on the current density. We fabricate devices with an area of 1000 µm by
1000 µm and an area of 250 µm by 250 µm. To obtain the identified areas, we use a
photolithography mask and expose SU-8, the negative tone photoresist. The defined
areas on the mask block the UV light and are therefore dissolved during development.
For each of the areas, we use nanowires that are either sharp and therefore have a
small radius of curvature or nanowires that are dull with a large radius of curvature.
Due to the statistical variations in the fabrication process, it is difficult to have all
the nanowires with the same radius of curvature at the tips.
The turn-on voltage is another important property for the field emitters investigated.
For an efficient emission process, one of the major requirements is a low turn-on
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voltage. Power consumption is reduced by low turn-on voltages and emitters can
be operated at a low power supply. At low operation voltages, ion bombardment
is reduced and the emitter lifetime is enhanced. To get low turn-on voltage, sharp
nanowires are needed since it increases the electric field strengths at the tips hence
increasing the tunneling probability of the electrons from the tip of the nanowires.
The sharpness of the nanowire tips is controlled by the etching process.

Fig. 5.16. (a) Field emission properties of three different samples
with the same treatment conditions. All the 3 samples show a turn
on voltage of 400 V. The spacer used is a PET film of 50 µm thick.
A high turn-on voltage is an indication of larger separation between
anode and cathode. Inset is the Fowler-Nordheim plot with a slope
consistent with nanowire whose tips have a large radius of curvature.

Once the nanowires are formed by an anisotropic etch, the nanowires are further
etched by an isotropic etch process to reduce the radius of curvature of the tips.
Recipes are optimized to obtain thinner nanowire tips ranging from 50 nm to 100
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nm. The emission properties are then investigated. It is found that the turn-on
voltage is directly related to the radius of curvature of the nanowire tips. Thinner
nanowires have a lower turn-on voltage compared to thicker nanowires. Figure 5.16
shows I-V plots for the device.

Fig. 5.17. F-N plots of various silicon FEAs. The solid lines are fit to
the data. Type (I) and (II) curves correspond to samples that have
smaller radius of curvature and larger radius of curvature as shown in
the inset, respectively

The un-gated nanowire structure is measured in a vacuum and a Fowler- Nordheim
(F-N) plot is made by plotting the graph of ln(I/V 2 ) vs 1/V according to equation
5.3. A straight line graph is obtained. The differences between the nanowires with
a smaller radius of curvature and the ones with the larger radius of curvature can
be seen with the smaller slope of 3.2 A/V.cm2 and the larger radius of curvature
nanowires with a slope of approximately 8.4 A/V.cm2 as expected from theory. From
our analysis, samples with the smaller open area have a smaller F-N value compared to
samples with the larger open area. This is consistent from sample to sample showing
that the measurements are highly reliable.
More devices are fabricated and tested to achieve low turn-on voltages. Every device
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is tested 3 times with the chamber pumped down to a pressure of approximately
10−7 Torr or lower before the devices are tested. After electrical characterization,
the device is unloaded from the chamber before being loaded again for subsequent
measurements. Figure 5.18 shows the measurement results of sample 2 with a turn-on
voltage of approximately 40 V. The results show fluctuations in current during test
3 but are generally consistent from run to run. The highlighted region is re-plotted
in figure 5.18 b) for an anode-cathode voltage range of zero to 200 V. The current
density obtained is 80 mA/cm2 at 12 V/um.

Fig. 5.18. Device with an active area of 250 µm by 250 µm with a 5
µm separation between the anode and cathode using SU-8 insulator.
The device is measured 3 times showing consistent results with each
measurement. The highlighted region in a) is re-plotted in b) to show
the consistency with the SEM image of the nanowires shown in the
inset of b).

Several other samples are fabricated and characterized with an aim of reducing
the turn-on voltage to the minimum value possible. The turn-on voltage is dependent
on the sharpness of the tips and the distance between the anode and the cathode.
Devices with areas of 500 µm by 500 µm and 1000 µm by 1000 µm provide current
greater than the rating of the power supply. We, therefore, concentrate on fabricating

88
devices with active areas of 250 µm by 250 µm. With an SU-8 spacer thickness of 5
µm for an active area of 250 µm by 250 µm, the minimum turn-on voltage achieved
is about 20 V with a current density of 4.6 A/cm2 measured at an electric field of 16
µm/V.This value is the highest current density achieved for Si field emitters reported
in the literature by at least a factor of 3. Figure 5.19 shows the graph of the I-V
characteristics with the image of the fabricated nanowires shown in the inset.

Fig. 5.19. Another fabricated device with nanowires thinned further to
achieve even sharper tips. on average the tips are 50 nm in diameter.
The SU-8 spacing is kept at 5 µm with an improved turn-on voltage
of 20 V. The inset of a) shows the SEM image of the wires. b) shows
the device with a wider range of the anode-cathode voltage.

Table 5.1 shows the comparison between the field emission results and the current density achieved by our fabricated device and the devices found in the literature
fabricated from silicon and other materials.
We also demonstrated the gate modulation from the measurement results of a micro
triode fabricated using the procedure outlined in section 5.6.5. Electrical characterization is done by measuring the I-V characteristics of the micro triode. A drain-source
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voltage is swept from 0 to 400 V in steps of 5 V while keeping the gate-cathode voltage
constant.
Table 5.1
Comparison of our devices with other published Field emission dataREF

Current Density

Dimensions

Gap

Material

[24]

10 µA/cm2 @1.85V /µm

[23]

40mA/cm2 @30V /µm

[87]

6.30mA/cm2 @3.60V /µm

[25]

10mA/cm2 @30V /µm

SiC NW

[88]

1µA/cm2 @900V /µm

Si

[89]

1mA/cm2 @10V /µm

ZnO
10-15 nm

20 µm

CNT

40µm

MWCNT

60-100 nm

ZnO NW

5-20 µm length
[90]

1mA/cm2 @0.7V /µm

OURS

4.6 A/cm2 16V/µm

Si NW
50-70 nm

5 µm

Si NW

This measurement procedure is repeated for different constant values of the gatesource voltages in steps of 5 V up to a maximum of 20 V.
The graphs of the measurement results are depicted in figure 5.20. The gate
is approximately 1 µm for these emitters(i.e. separation from the silicon dioxide
deposited as isolation layer). The increase in the gate voltage creates an electric field
that scatters the electrons hence intercepting the electrons before reaching the anode.
For a gate voltage of 25 V, no anode-cathode current is registered as all electrons are
intercepted. The F-N plot for the gated microtriode is shown in figure 5.21. The slope
of the line is found to be 10.2 A/KV.cm2 . This value is close to the value obtained
in figure 5.17. Using equation 5.3, we calculate the field enhancement factor, β using
the equation
−Bχ3/2
β=
Slope

(5.7)
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Fig. 5.20. a) I-V plots for the microtriode for all the gate-cathode
voltages. b) shows the same plot with the gate -cathode voltages of 0
and 2 V omitted.
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Fig. 5.21. a) FN Plot for the microtriode
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where B = 6.44 × 107 and χ is the electron affinity of silicon which we take to be 4.04
eV. The field enhancement factor is calculated to be 5.152 × 105 /cm. The factor β is
only related to the geometrical parameters of the nanowire such as the tip radius of
curvature, the emitter height, and the gate opening.

5.6.3

Conclusions

The aim of this chapter was to fabricate a high-density nanowire structure and
demonstrate the fabrication of a vacuum microtriode with its current modulated by
a gate voltage. The eventual goal for fabricating integrated microtriodes is to achieve
high current density devices necessary for high-frequency and high power transistor
applications. A simple and inexpensive method to fabricate nanowires using top-down
dry etching techniques is utilized. This method uses silica particles as a mask to etch
silicon to get the nanowires. The nanoparticles are deposited using the LangmuirBlodgett system in which the nanoparticles are spread on a high surface tension
liquid like water and squeezed to form a thin monolayer before being transferred onto
the silicon wafer. This method enables us to find a high density of nanowires of
approximately 108 nanowires/cm3 . The nanowires are used to fabricate field emitter
diodes and triodes. Commercially purchased PET films and negative tone photoresist
SU-8 are used as spacers. SU-8 thickness can be controlled by changing the spin
speed and for a thickness of 5 µm of SU-8 carefully heat treated, we have been able
to achieve a breakdown voltage of 900 V, which is about twice of the value obtained
using the commercially purchased PET films. With a high density of nanowires and
a small spacing between the anode and the cathode, a record high current density
of up to 4.6 A/cm2 for the diode structures is achieved. We have also demonstrated
current modulation using a gate mesh structure. Even though the VEDs do not show
current saturation, this is a big step in microtriode fabrication for the integrated
vacuum electronics. The inability to show saturation is partially attributed to the
high substrate resistance and the contact resistance that limits the current since our
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initial wafers are lowly doped (1013 /cm3 ). It is presumed that a silicon wafer with a
highly conductive substrate and a lowly doped silicon film would be needed to achieve
the current saturation.
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6. FUTURE RESEARCH DIRECTIONS
6.1

High-frequency characterization
Devices with SU-8 spacer between anode and cathode with up to 5 µm have been

fabricated achieving a turn-on voltage of 12 V. Upon sharpening of the tips, the
current density is expected to go up while the turn-on voltage is expected to decrease. With tip sharpening, current saturation of a current density of approximately
16 A/cm2 is expected to be achieved with a turn-on voltage of less than 5 V. The
current wafer used for fabrication has a doping density of 1013 /cm3 , which presents
a high substrate resistance. This resistance and the protection resistor in the setup
have limited the current obtained in the VEDs by reducing the voltage drop across
the nanowires. A saturation current density of 16 A/cm2 as predicted by the simulation has therefore not yet been achieved. A low resistivity silicon wafer with a
thin epitaxial silicon layer of 2-3 µm is required to lower the substrate and contact
resistance to demonstrate current saturation in VEDs.
The second approach to be used is to integrate VEDs in a standard CMOS platform.
The structure of the devices are designed and implemented during CMOS tapeout
design cycle and then carved out using a simple post CMOS processing technology.
Such approach is being pursued using Globalfoundries 45 nm CMOS SOI technology.
Triodes and diodes have been designed to take advantage of the small vertical distances between the anode and the cathode to achieve extremely small transit times
of electrons between the anode and cathode. The emitter tips in this design have
an area of 140 nm by 140 nm and through post processing, the tips can be thinned
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down to less than 10 nm. Device frequency performance is calculated according to
the following equation.
1
CKG
1
=
+ CAG
+ RA + RK
2πfT
gm
gm

!
+

2dAK
ϑe

(6.1)

where CKG is the Gate-Cathode capacitance, gm is the transconductance, CAG is
the Gate-Anode capacitance, RA is the anode access resistance, RK is the cathode
access resistance, dAK is the anode-cathode distance, ϑe is the electron velocity at the
anode and fT is the unity gain frequency.
The maximum oscillation frequency fmax is given by the equation
r
fmax =

fT
8πCAG RG

(6.2)

where RG is the gate access resistance.
Assuming a small anode and cathode resistance, fT and fmax are calculated for the
above device geometries. With an estimated gate resistance RG = 100 KΩ and
gm /I=0.25 S/A, fT =2.65 GHz and fmax of 102 GHz can be achieved for a device
with one emitter per cell. For 64 emitter tips per cell with 200 nm of spacing, fT =
150 GHz and fmax = 820 GHz are predicted. Pentode structures with high current
density of 16 A/cm2 , fT of 1.2 THz and fmax of 2.2 THz can be achieved. These
devices are expected to provide between 10 to 100 Watts at mm-wave frequency (∼
100 GHz).

6.2

Graphene gates
A graphene-based material as a gate has not been implemented yet. This involves

both micromechanically exfoliated and synthetic graphene grown by chemical vapor
deposition (CVD). CVD produces a high quality large sized single layer with negligible defect induced Raman D band indicating low defect density [91]. Free standing
suspended graphene that is transparent to and unaffected by electron beam has been
demonstrated [92]. Implementation is still needs to be done.
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Fig. 6.1. Implementation Si FEAs with a transparent monolayer of
Graphene gate (Triode). (left) Before placing Anode. (right) After
adding Anode metallization. GaN-based implementation with oxide
replaced by ALD grown Al2O3 to achieve high current densities is a
potential area to be investigated.

Two or more layers to fabricate a tetrode (high conductance but potentially unstable) and pentode (stable, with a graphene gate to suppress secondary electron and
ion emission from anode) will also be done in the near future. Additionally, a transparent graphene anode can be implemented to extract the electron beam out of the
structure and couple it to an external VED such as micromachined Klystron. So far
the fabricated structure has a vertical length of about 6 µm between the anode and
the cathode. The reduction of the vertical dimensions of the structure to submicron
values to achieve high-frequency triodes and pentodes is not done yet. These can
be optimized to push the frequency to mm-wave regime. Finally, accelerated lifetime testing at elevated Anode voltages and temperatures (below TC ) is yet to be
performed.
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6.3

III-V Materials compared to Silicon
The research in field emission aims at improving the performance of FEAs which

depends on the choice of the semiconducting material. Silicon has been used for this
research because of its low cost, high crystallinity, and well-established processing
techniques. Silicon has an upper limit on the-the saturation velocity of 1 × 107 cm/s
and therefore other material choices would be appropriate if the performance of the
FEA is to be improved. III-V materials such as GAN and GaAs would be better
choices for field emission. GaN, for example, has several advantages over silicon as
shown in table 6.1. With the properties shown in the table, it would be superior to
Table 6.1
Comparison of properties of GaN with Si
GaN

Si

Saturation velocity

3 × 107 cm/s

1 × 107 cm/s

Critical Breakdown field

5 MV/cm

0.6 MV/cm

Thermal Conductivity

1.5 W/cm/K

1.5 W/cm/K

Bandgap

3.4 eV

1.11 eV

Melting Temperature

2500 ◦ C

1414 ◦ C

TC

Higher

Si for field emission and offer a better critical temperature, TC and a higher current
density. It’s higher melting point would also be necessary in places where harsh
climatic conditions are needed. It’s composition can also be graded to reduce its
electron affinity [93] and provide a lower turn-on field, higher emission current, and
better stability [94]. GaN has a negative electron affinity induced by the wide bandgap
that could be exploited for cold cathode emission.
The band bending below the Fermi level of the semiconductor contributes electrons
while the negative electron affinity frees the electrons from the surface potential [95].
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Ternary alloys such as Alx Ga1−x N where 0 < x < 1 have also proved to be promising
for field emission. They have a susceptibility, χ, between a small positive and negative
value that is dependent on the doping concentration. The doping concentration and
the value of x can be optimized to maximize field emission. For a value of x >
0.75, Alx Ga1−x N exhibits a negative electron affinity [96]. Even with these many
advantages that GaN presents compared to Silicon, it has some drawbacks that hinder
the improvement of the performance of the FEAs. GaN presents challenges in terms of
fabrication and processing compared to Silicon. The epitaxial growth of Alx Ga1−x N
with values of x > 0.75, is a challenge. The background defect density in AlGaN has to
be maintained low in order to prevent cold electrons leaking across the emitter barrier
into the base. The sheet resistance of the base needs to be low to achieve good Ohmic
contact necessary to achieve high emission currents. The bulk and contact resistance
should be minimized to achieve emission. These issues are challenging with GaN
substrates and should be addressed in the quest for achieving mm-wave devices for
cold cathode emission.

6.4

Thermal Reflectance Imaging
The problem of anode heating due to large current densities is expected in this

work. Joule heating from high current densities and non-uniformities of the field
emitter array can cause a rise in temperature. The extent of the heat spread and
thermal energy dissipation can be revealed through a comprehensive modeling simulation and experiments. One of the challenges of modeling and parametrizing the performance of field emitter arrays is the accurate measurement of the current emission
non-uniformity in devices under normal operating conditions. Thermal Reflectance
Imaging is an optical technique that can be employed to map the temperature field of
an active semiconductor device. This technique is useful due to its higher resolution
compared to other optical techniques such as IR and micro-Raman imaging. Yet it is
limited by the optical diffraction for thermal measurement of the devices with sub-
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diffraction features. Such experimental techniques still need to be employed along
with numerical and analytical models to investigate the extent of the spread of Joule
heating. these techniques will be useful in determining the hot spots as emission current increases. Once the spread of the heat is understood, a method of active cooling
of the device needs to be developed.

LIST OF REFERENCES

99

LIST OF REFERENCES

[1] T. H. Lee, “Terahertz electronics: The last frontier,” in Solid State Device Research Conference (ESSDERC), 2014 44th European, pp. 30–34, IEEE, 2014.
[2] R. J. Trew, “High-frequency solid-state electronic devices,” Electron Devices,
IEEE Transactions on, vol. 52, no. 5, pp. 638–649, 2005.
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A. APPENDIX
A.1

Sdevice script for Silicon nanowire Junctionless Transistor

* Thermo
File{
Grid =”jlt doping1e19msh.tdr”
P lot =”jlt doping1e19Vg 0.2 des.tdr”
Current = ”jlt doping1e19Vg 0.2 des.plt”
∗Output =”jlt des.log”
}
Electrode{
{ Name=”gate” Voltage = 0.2 }
{ Name=”drain” Voltage = -2.0}
{ Name=”source” Voltage = 0.0 } }
Thermode{ { Name=”drain” Temperature=300 SurfaceResistance=5e-4 } }
Physics{
Thermodynamic
eQCvanDort
EffectiveIntrinsicDensity( OldSlotboom )
Mobility(
DopingDep
eHighFieldsaturation( GradQuasiFermi )
hHighFieldsaturation( GradQuasiFermi )
Enormal
)
Recombination(
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SRH( DopingDep TempDependence )
)}
Plot{
–Density and Currents, etc
eDensity hDensity
TotalCurrent/Vector eCurrent/Vector hCurrent/Vector
eMobility hMobility
eVelocity hVelocity
eQuasiFermi hQuasiFermi
*–Heat quantities
Temperature * eTemperature hTemperature
TotalHeat eJouleHeat hJouleHeat
*–Fields and charges
ElectricField/Vector Potential SpaceCharge
*–Doping Profiles
Doping DonorConcentration AcceptorConcentration
*–Generation/Recombination
SRH Band2Band * Auger
AvalancheGeneration eAvalancheGeneration hAvalancheGeneration
*–Driving forces
eGradQuasiFermi/Vector hGradQuasiFermi/Vector
eEparallel hEparallel eENormal hENormal
*–Band structure/Composition BandGap
BandGapNarrowing
Affinity
ConductionBand ValenceBand
eQuantumPotential
}
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Math {
Extrapolate
Iterations=20
Notdamped =100
RelErrControl
ErRef(Electron)=1.e10
ErRef(Hole)=1.e10 }
Solve { *- Build-up of initial solution:
NewCurrentPrefix=”init”
Coupled(Iterations=100){ Poisson }
Coupled{ Poisson Electron Hole Temperature }
*- Bias gate to target bias
* Quasistationary(
* InitialStep=0.01 Increment=1.35
MinStep=1e-5 MaxStep=0.2
* Goal{ Name=”gate” Voltage= 1.1 }
){ Coupled{ Poisson Electron Hole Temperature } }
*- drain voltage sweep
NewCurrentPrefix=””
Quasistationary(
InitialStep=1e-3 Increment=1.35
MinStep=1e-5 MaxStep=1.1
Goal{ Name=”drain” Voltage= 0.0 }
){ Coupled Poisson Electron Hole Temperature }
CurrentPlot(Time=(Range=(0 1) Intervals=20))
}
}
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A.2

SDE Script for silicon Nanowire Junctionless Transistor

(set! process-up-direction ”+z”)
(sdegeo:set-auto-region-naming OFF)
(sdegeo:set-default-boolean ”BAB”)
(define Radi-oxide 0.01)
(define Radi-silicon 0.005)
(define Length-oxide 0.4)
(define Length-silicon 1.4)
(define Length-source 0.3)
(define Length-drain 0.3)
(define Doping 1e19)
;define geometry
(sdegeo:create-cone (position (/ (- 0 Length-silicon) 2.0) 0.0 0.0)
(position (/ Length-silicon 2.0) 0.0 0.0)
Radi-silicon Radi-silicon ”Silicon” ”Silicon”)
(sdegeo:create-cone (position (/ (- 0 Length-oxide) 2.0) 0.0 0.0)
(position (/ Length-oxide 2.0) 0.0 0.0)
Radi-oxide Radi-oxide ”SiO2” ”SiO2”)
;source
(sdegeo:create-cuboid (position (/ (- 0 Length-silicon) 2.0) 0.0 (- 0 Radi-silicon))
(position (+ (/ (- 0 Length-silicon) 2.0) Length-source) (+ Radi-silicon 0.1) Radisilicon)
”Metal” ”Source”)
(sdegeo:delete-region (find-body-id (position (/ (- 0 Length-silicon) 2.0) Radi-silicon
(- 0 Radi-silicon))))
;gate
(sdegeo:create-cuboid (position (/ (- 0 Length-oxide) 2.0) 0.0 (- 0 Radi-oxide))
(position (/ Length-oxide 2.0) (+ Radi-oxide 0.005) Radi-oxide)
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”Titanium” ”GateMetal”)
(sdegeo:delete-region (find-body-id (position (/ (- 0 Length-oxide) 2.0) Radi-oxide (0 Radi-oxide))))
;drain
(sdegeo:create-cuboid (position (- (/ Length-silicon 2.0) Length-drain) 0.0 (- 0 Radisilicon))
(position (/ Length-silicon 2.0) (+ Radi-silicon 0.1) Radi-silicon)
”Metal” ”Drain”)
(sdegeo:delete-region (find-body-id (position (/ Length-silicon 2.0) Radi-silicon (- 0
Radi-silicon))))
;define doping
(sdedr:define-constant-profile ”PlaceCDConstDoping” ”BoronActiveConcentration”
Doping)
(sdedr:define-constant-profile-region ”ConstDopingBot1” ”PlaceCDConstDoping” ”Silicon”)
;define contact
(sdegeo:define-contact-set ”gate” 4.0 (color:rgb 1.0 0.0 0.0 ) ”##” )
(sdegeo:define-contact-set ”drain” 4.0 (color:rgb 0.0 1.0 0.0 ) ”——” )
(sdegeo:define-contact-set ”source” 4.0 (color:rgb 0.0 0.0 1.0 ) ”==” )
;assign contact
(sdegeo:set-current-contact-set ”gate”)
(sdegeo:set-contact-faces (find-face-id (position 0.0 Radi-oxide 0.0)) ”gate”)
;(sdegeo:set-current-contact-set ”gate”)
;(sdegeo:set-contact-faces (find-face-id (position 0.0 (+ Radi-oxide 0.005) 0.0)) ”gate”)
(sdegeo:set-current-contact-set ”drain”)
(sdegeo:set-contact-faces (find-face-id (position (- (/ Length-silicon 2.0) (/ Lengthdrain 2.0)) Radi-silicon 0.0)) ”drain”)
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(sdegeo:set-current-contact-set ”source”)
(sdegeo:set-contact-faces (find-face-id (position (+ (- 0.0 (/ Length-silicon 2.0)) (/
Length-source 2.0)) Radi-silicon 0.0)) ”source”)
;define meshing for silicon
(sdedr:define-refinement-size ”RefDef.Silicon” (/ Length-silicon 5.0) (/ Radi-silicon
5.0) (/ Radi-silicon 5.0) (/ Length-silicon 10.0) (/ Radi-silicon 10.0) (/ Radi-silicon
10.0))
(sdedr:define-refinement-region ”Place.Silicon” ”RefDef.Silicon” ”Silicon” )
;define meshing for oxide
(sdedr:define-refinement-size ”RefDef.Oxide” (/ Length-oxide 5.0) (/ Radi-oxide 5.0)
(/ Radi-oxide 5.0) (/ Length-oxide 10.0) (/ Radi-oxide 10.0) (/ Radi-oxide 10.0))
(sdedr:define-refinement-region ”Place.Oxide” ”RefDef.Oxide” ”SiO2” )
;define meshing for gate metal
;(sdedr:define-refinement-size ”RefDef.Gate”
; (/ Length-oxide 5.0) (/ Radi-oxide 2.0) (/ Radi-oxide 2.0) (/ Length-oxide 10.0) (/
Radi-oxide 4.0) (/ Radi-oxide 4.0))
;(sdedr:define-refinement-region ”Place.Gate” ”RefDef.Gate” ”GateMetal” )
;define meshing for active region
;Meshing the Device Structure
(sde:build-mesh ”snmesh” ”” ”jlt-doping1e19”)
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